







#### IV. THE RESULT OF OUR DESIGN

In our design, we use the CP2103 chip, the SPARTAN XC2S200 FPGA and other hard resource. The core of the softdog has been implemented using Verilog HDL. The Xilinx's ISE 9.2i tool for synthesis, place and route is used. The results after synthesis are shown in Table II

Our design for the data processing can be working at 255.875MHz. It supports a variety of baud rates.

#### V. CONCLUSION

In this work, we have presented a design of softdog based on FPGA. Our design uses the CP2103 which is a highly-integrated USB-to-UART Bridge Controller and the SPARTAN XC2S200 FPGA. The SPARTAN XC2S200 FPGA completes acquiring, processing and sending data. We take the AES as Encryption algorithm. Our design for the data processing can be working at 255.875MHz using 1520 slices. It supports a variety of baud rates.

Table 2. The Results after Synthesis

Logic Utilization	Device Utilization Summary		
	Used	Available	Utilization
Number of Slices	1520	1920	79%
Number of Slice Flip Flops	1048	3840	27%
Number of 4 input LUTs	2878	3840	74%
Number of bonded IOB	4	141	2%
Number of BRAMS	2	12	16%
Number of GCLKs	3	8	37%
Number of DCMs	1	4	25%

#### REFERENCES

1. LI Ming and SHEN Ting, "Design of a USB Software Dog," Chinese Journal Of Electron Devices, Vol.9, Mar.2006, pp.0205-0208, doi: CNKI:SUN:JDGC.0.2007-07-016.
2. Product Specification, Spartan-3 FPGA Family Data Sheet,2009.
3. SINGLE-CHIP USB TO UART BRIDGE (CP2103),2007.
4. National Institute of Standards and Technology (US), Advanced Encryption Standard.