# Numerical study for enhancement-mode AlN/GaN/AlN N-polar MISFET with selfaligned source/drain regions

Wei Lan

Personal management department Southwest University of Science and Technology Mianyang, 621010, China e-mail: weilan@swust.edu.cn Li Bin School of Science Southwest University of Science and Technology Mianyang, 621010, China e-mail:bin\_lichina@foxmail.com

Abstract—In this work, for the first time, the electrical characteristic of the enhancement-mode (E-mode) N-polar GaN metal-insulator-semiconductor field effect transistor with self-aligned source/drain regions is investigated by SILVACO TCAD software. Macroscopic polarization effect of III-V nitrides are included and are used to realize the Emode operation. Numerical study results show that E-mode N-polar GaN transistor can keep E-mode operation at the gate length of 0.62  $\mu$ m, and the simulation result is in accordance with the experimental report result. As the gate length decreases, the short channel effect becomes severe and is able to change this E-mode device to depletion mode operation. The introduction of the vertical scaling technique is beneficial to suppress short channel effect to maintain the E-mode operation even if the gate length scales to below 100nm gate length. This detailed study in N-polar GaNbased transistors establishes technological base for further development of field effect devices based on N-polar IIInitrides.

Keywords-GaN; short channel effect; III-nitrides; MISFET; enhancement-mode

# I. INTRODUCTION

The unique properties of Group III-nitride-based semiconductors have fueled their use in many different applications. These semiconductors are characterized by outstanding electronic and transport properties. Hall mobility in excess of 2000  $\text{cm}^2/\text{V}\cdot\text{s}$  and carrier densities in excess of 1.2  $\times$  10<sup>13</sup> cm<sup>-2</sup> are reproducibly obtained in AlGaN/GaN heterostructures, which has allowed very intense research on conventional depletion-mode (D-mode) GaN-based heterostructure field-effect transistors (HFETs) have been made reliable enough for practical application <sup>[1-3]</sup>. Thus, the development of enhancement-mode (Emode) GaN HFETs has become essential to expand the range of their applications. E-mode GaN HFETs enable a circuit to be simple, because the voltages applied to the gate and drain electrodes can be of a single polarity, and safety components can be omitted<sup>[4,5]</sup>.

There are several methods to be presented to obtain E-

mode GaN-based FETs. Typical methods to obtain Emode GaN FETs are gate recess etch, thin gate barrier layers, and Fluorine-ion treatment<sup>[6-8]</sup>. The new concept of polarization engineering is introduced and applied in the realization of an E-mode device. The lattice mismatch between GaN and the ternary compound AlGaN or binary AlN in appropriately designed structures produces strain induced polarization fields<sup>[9,10]</sup>. A compound material stacks like sandwich can be utilized to offset polarization fields from the two interfaces in order to deplete twodimensional electron gas underneath the gate to realize the E-mode operation<sup>[11]</sup>. It is not certain whether this kind of device can work in E-mode operation as the gate length enters nano-scale region as well.

Here, we report E-mode N-polar GaN FETs with selfaligned regrown source/drain regions. Using the SILVACO TCAD, the transfer characteristic and output characteristic for device with 0.62  $\mu$ m gate length are investigated and compare with experimental data. In order to increase operating frequency, transfer characteristic with different gate length is investigated. A technique to suppress short channel effect is presented when the gate length deceases to the nanometer scale.

# II. DEVICE STRUCTURE AND MODEL DESCRIPTION

The cross-sectional views and band diagrams of selfaligned device with source/drain regrowth are shown in Fig.1(a) and Fig.1(b).  $t_{GaN}$  is used to represent the thickness of the GaN channel. The fabrication process is presented in detail in [11]. The two fields from polarization effect respectively between in the GaN/AlN/GaN layer are offset to deplete the two-dimensional electron gas underneath the gate, meanwhile 2DEG under both the sidewall access and source access regions is maintained because of the removal of the AlN layer from the access regions, as shown in Fig.1(b).

A two-dimensional device simulator SILVACO ATLAS, a powerful tool for the modeling of heterojunction, is employed to model III-V semiconductors<sup>[12]</sup>. The GaN channel is 20 nm thick with a 2 nm AlN back barrier. An AlN capping layer with 2 nm thickness is used to deplete the 2DEG due to offset of polarization-induced fields between GaN/AlN barrier layer and GaN/capping layer AlN. A graded heavy n-doped InGaN (40 nm) with a density of  $2 \times 10^{19}$  cm<sup>-3</sup> in the drain and source region reduces the access resistance. The GaN subtract concentration is set as  $1.5 \times 10^{18}$  cm<sup>-3</sup>. The thickness of 5 nm nitride is taken as gate dielectric layer. We include the low field mobility model proposed by Albrecht<sup>[13]</sup>, which is specified to describe the mobility dependence on the doping and lattice temperature in GaN. A high field mobility is employed to describe the electron drift velocity versus applied electric field for ternary or binary III-Nitride compound<sup>[14]</sup>.







Figure 1. (a) Schematic of the device cross section, (b) Band diagram underneath the gate region

Macroscopic polarization *P* of III-V nitrides consists of two components, one is the spontaneous polarization  $P^{eq}$  in the equilibrium structure, the other is strain induced or piezoelectric polarization without presence of external fields. The total piezoelectric polarization  $\delta P$  is expressed as<sup>[15]</sup>

$$\delta P_i = \sum_j e_{ij} \varepsilon_j \tag{1}$$

 $\mathcal{E}$  is strain,  $e_{ij}$  is the piezoelectric tensor. If it is restricted to consider the polarization along c-axis, the spontaneous along z axis is  $P^{eq} = P^{eq}\hat{Z}$ . This expression will be simplified as

$$\partial P = e_{33}\varepsilon_3 + e_{31}\varepsilon(\varepsilon_1 + \varepsilon_2)$$
(2)  
$$\varepsilon_3 = \frac{c - c_0}{c_0}$$
  
$$\varepsilon_1 = \varepsilon_2 = \frac{a - a_0}{a_0}$$

where  $\mathcal{E}_3$  is the strain along the axis,  $\mathcal{E}_1$  and  $\mathcal{E}_2$  is the inplain strain.  $a_0$  and  $c_0$  are the equilibrium values of the lattice parameters. The relation between the lattice constants of the hexagonal GaN is given as

$$\frac{c-c_0}{c_0} = -2\frac{C_{13}}{C_{33}}\frac{a-a_0}{a_0} \tag{3}$$

where  $C_{13}$  and  $C_{33}$  are elastic constants. Combining (2) with (3), the amount of the piezoelectric polarization in the direction of the c-axis can be determined by <sup>[16]</sup>

$$\delta P = 2 \frac{a - a_0}{a_0} \left( e_{31} - e_{33} \frac{C_{13}}{C_{33}} \right) \tag{4}$$

TABLE I gives all the parameters related to the polarization. Surface charge at the GaN/AlN barrier layer interface is assumed to  $5.23 \times 10^{13}$  cm<sup>-3</sup>. The self-heating effect is not included in simulation.

TABLE 1. Simulated parameters for GaN. Spontaneous polarization (in units of C/m<sup>2</sup>), and piezoelectric constants (in units of C/m<sup>2</sup>), lattice parameter (in units of Å) <sup>[15,16]</sup>

	$P^{eq}$	<i>e</i> <sub>31</sub>	<i>e</i> <sub>33</sub>	C13	C33	$a_0$
GaN	-0.029	-0.49	0.73	103	405	3.189

### III. SIMULATION RESULT AND DISCUSSION

Transfer characteristic and output characteristic for AlN/GaN/AlN MISFET devices with 0.62 µm gate length have been carried and compared with the reported experiment result. The device exhibits the enhancement operation mode with a threshold voltage of about 0.7 volt, which is extracted when current exceeds certain value, as shown in Fig.2(a). It shows that the experimental data is higher than simulated data in the gate voltage range from 1.5 volts to 4.3, and is lower than simulated data over 4.3 volts. The reason is that, in the low field mobility expression<sup>[13]</sup>, there are two terms proportional to lattice temperature and one term inversely proportional to lattice temperature. The increase in temperature due to selfheating effect plays major role in enhancement of mobility in the gate voltage range from 1.5 volts to 4.3. On the contrary, above 4.3 volts, the decrease in mobility caused by self-heating temperature outweighs the increase in mobility. The maximum drain current at  $V_{GS}$ = 4 volts is 0.6 A/mm for experiment result, which diverges from the simulated result as the drain-source voltage increases to a certain data, as shown in Fig.2(b). It is because of short channel effect result from drain induced barrier-lowering effect (DIBL). The simulation shows accordance with the experimental finding.

The gate length is a key parameter to improve transconductance and dynamic characteristics of the device. Fig.3 gives the transfer characteristics of the devices in the case of different gate lengths. Drain bias is set as 4 volts. The threshold voltage begins to shift negatively as the gate length decreases due to short channel effect. At the gate length of 70 nm gate length, the device even cannot be pinched off at all. Higher operation frequency of the transistors requires the decrease of the gate length. When the gate length decreases to a certain length, the drain voltage plays more roles. The drain-induced electric field prevails over the gate-induced field at a critical point, gate voltage is incapable of depleting the carriers. As the consequence, the drain-induced electric field



Figure 2. (a).Comparison of  $I_{DS}V_{GS}$  curves of device with 0.62 $\mu$ m gate length, (b).Comparison of  $I_{DS}V_{DS}$  curves of device with different  $V_{GS}$  bias.

sweeps carriers directly towards the drain and current starts to flow. This short-channel effect results in a severe reduction in modulation efficiency. As a consequence, a negative shift of the threshold voltage, increase of subthreshold current can be discovered.

The aspect ratio  $L_g/t_{GaN}$  plays key role in predicting the short-channel effect,  $L_g$  is the gate length. It has a direct effect on the DC and RF characteristics. To suppress the short channel effect, a critical aspect ratio has to be held to suppress the short channel effect <sup>[17,18]</sup>. Hence, in order to hold the device aspect ratio high to avoid the short channel effect and improve high RF performance in nanometer scale gate length, the vertical dimension of the device is necessary to be scaled. It is shown that the threshold voltage begins to become positive as GaN channel thickness declines, as shown in Fig.4. It means

the gate voltage can control more charges in the channel region. Hence, the maximum trans-conductance increases from 250 S/mm to 370 S/mm with the decrease of GaN channel thickness.



Figure 3. I<sub>DS</sub>\_V<sub>GS</sub> curves of device with different gate lengths



Figure 4.  $I_{DS}V_{GS}$  curves of device with different GaN channel  $t_{GaN}$ 

#### IV. CONCLUSION

A numerical study for E-mode N-polar GaN metalinsulator-semiconductor field effect transistor with selfaligned source/drain regions is performed with SILVACO TCAD. A positive threshold voltage of about 0.7 volt from the transfer characteristic is obtained at the gate length of 0.62 µm, a maximum 0.6 A/mm from output characteristic curve is achieved as well. The simulated result has a satisfied agreement with the reported experimental result. The fact that E-mode device suffers from severe short channel effect leads to its operation transforming from Emode to D-mode at 70 nm gate length. Further vertical scaling technique is capable of keeping the E-mode operation even gate length scales into sub-100-nm dimensions. It becomes a promising technique for integrating with D-mode devices to realize novel circuit functionalities.

#### ACKNOWLEDGMENT

The authors gratefully acknowledge funding from Doctoral Fund of Southwest university of Science and Technology.

#### REFERENCES

- S. Arulkumaran, Z.H. Liu, G. I. Ng, et al., "Temperature dependent microwave performance of AlGaN/GaN high-electron-mobility transistors on high-resistivity silicon substrate," Thin Solid Films , vol.515, 2007, pp.4517
- [2] D. S.Lee, B.Lu, M. Azize, et al., "Impact of GaN channel scaling in InAlN/GaN HEMTs," In Electron Devices Meeting (IEDM), IEEE International, 2011, December, pp. 19-2
- [3] M. R. Holzworth, N. G. Rudawski, P. G. Whiting, et al., "Fieldinduced defect morphology in Ni-gate AlGaN/GaN high electron mobility transistors," Applied Physics Letters, vol.103, 2013, pp. 023503
- [4] B. Lu, O. I. Saadat, and T. Palacios, "High-performance integrated dual-gate AlGaN/GaN enhancement-mode transistor." Electron Device Letters, IEEE, vol.31, 2010, pp.990-992
- [5] H. Kim, J. H.Ryou, R. D.Dupuis, et al., "Electrical characteristics of contacts to thin film N-polar n-type GaN," Applied Physics Letters, vol.93, 2008, pp.192106
- [6] X. S. Liu, and K. J. Chen, "GaN Single-Polarity Power Supply Bootstrapped Comparator for High-Temperature," Electronics. IEEE Transactions on Electron Device Letters, vol.32, 2011, pp. 27
- [7] T. W. Kim, "Advanced gate technologies for state-of-the-art fT in AlGaN/GaN HEMTs. In 2010 International Electron Devices Meeting, 2010, pp. 30-2
- [8] A. R.Clawson, "Guide to references on III–V semiconductor chemical etching," Materials Science and Engineering: R: Reports, vol.31, 2001 pp. 1-438
- [9] X. B.Song, G. D.Gu, S. B. Dun, et al., "DC and RF characteristics of enhancement-mode InAIN/GaN HEMT with fluorine treatment," Journal of Semiconductor, vol.35, 2014, pp. 044002-1
- [10] M. Farahmand, C.Garetto, E.Bellotti, et al., "Monte Carlo simulation of electron transport in the III-nitride wurtzite phase

materials system: binaries and ternaries." IEEE Transactions on Electron Devices, vol.48, 2001, pp. 535

- [11] E. A. Caridi, T. Y.Chang, K. W.Goossen, et al., "Direct demonstration of a misfit strain-generated electric field in a [111] growth axis zinc-blende heterostructure," Applied physics letters, vol.56,1990, pp. 659
- [12] U.Singisetti, M. H.Wong, S.Dasgupta,B.Swenson, et al., "Enhancement-mode N-polar GaN MISFETs with self-aligned source/drain regrowth," IEEE Electron Device Letters, vol.32,137
- [13] ATLAS Device simulation software User's Manual, SILVACO International
- [14] J. D.Albrecht, R. P.Wang, P. P. Ruden, et al. "Electron transport characteristics of GaN for high temperature device modeling," Journal of Applied Physics, vol.83,1998, pp. 4777
- [15] M.Farahmand, C.Garetto, E.Bellotti, et al., "Monte Carlo simulation of electron transport in the III-nitride wurtzite phase materials system: binaries and ternaries," IEEE Transactions on Electron Devices, vol.48, 2001, pp.535
- [16] F.Bernardini, V.Fiorentini, and D.Vanderbilt, "Spontaneous polarization and piezoelectric constants of III-V nitrides," Physical Review B, vol.56,1997, pp. R10024
- [17] O. Ambacher, J.Smart, J. R.Shealy, et al., "Two-dimensional electron gases induced by spontaneous and piezoelectric polarization charges in N-and Ga-face AlGaN/GaN heterostructures," Journal of Applied Physics, vol.85,1999, pp. 3222
- [18] D.Guerra, R.Akis, F. A. Marino, et al., "Aspect ratio impact on RF and DC performance of state-of-the-art short-channel GaN and InGaAs HEMTs," IEEE Electron Device Letters, 2010, vol.31, pp.1217
- [19] G. H. Jessen, R. C. Fitch, J. K.Gillespie, et al., "Short-channel effect limitations on high-frequency operation of AlGaN/GaN HEMTs for T-gate devices," IEEE Transactions on Electron Devices, vol. 54, 2007, pp. 2589