

Research and Design of Multi-Channel Telemetry Signal Digital Baseband Transmitter and Receiver Module

Zhong-jie ZHAO¹, Hong-min GAO^{1,*}, Chun-Mei LIU¹ and Guang-yu LI² ¹School of Information and Electronics, Beijing Institute of Technology, Beijing China ²Beijing Research Institute of Mechanical and Electrical Technology, Beijing China *Corresponding author

Keywords: Baseband signal processing, Dual-port RAM, FPGA, DSP, Transceiver.

Abstract. In order to realize a system of multi-channel telemetry signal transmitter and receiver module, a design for generating encryption and decryption processing signals in the transmitting module and the receiving module is proposed on the baseband signal processing hardware platform. For the generation of the single-bit telemetry control signal, the idea of using dual-port RAM sequential logic and combinational logic circuits is adopted in the FPGA module, and sorting processing is performed in the DSP module. Combined with embedded system and software radio design, the software design based on C programming language and QUTUS II system simulation are given. The design has passed the hardware and software joint debugging, and can pull up the single-bit telemetry control signal corresponding to the position of the data stream in the case of up to 300 key contents for encryption and decryption processing.

Introduction

The main task of radio telemetry is to realize the transmission of long-distance radio signals, thereby completing tasks such as spatial measurement, information transmission and storage by means of remote detection. Spacecraft, aircraft and near-ground space drones are typical radio telemetry applications. With the continuous development of radio information communication technology, telemetry technology and means at home and abroad have also made great progress. In order to realize the information transmission between the aerial near-ground aircraft and the ground, this topic is based on the standardized software and hardware platform design, using programmable devices and intelligent hardware systems to realize the construction of a new radio multi-channel telemetry system and software radio platform upgrade ^[1]. This has become one of the important ways to achieve high-speed wireless data transmission in the field of contemporary telemetry technology.

In order to realize efficient and reliable information transmission of the radio multi-channel telemetry system, the quality of the communication channel and information security have received great attention. Therefore, telemetry information transmission and reception needs to follow a certain communication protocol, and at the same time, in order to ensure information security, it is necessary to have certain encryption and decryption processing capabilities. The PCM modulation method is widely used in remote telemetry communication systems because of its high precision and strong anti-interference ability ^[2]. Therefore, the design adopts PCM modulation mode and adopts time division multiple access modulation mode to realize telemetry and remote control of multi-channel signals. On the basis of ensuring reliable transmission of telemetry data, the security of data transmission is considered, that is, the encryption and decryption of telemetry information ^[3]. Therefore, it is necessary to generate a specified encryption and decryption key in the master PC, that is, to encrypt or decrypt the specified data stream. To this end, this paper combines the processing of data transmission and encryption and decryption, proposes a multi-channel telemetry signal transceiver module based on FPGA/DSP and related control signal generation scheme, and realizes multi-channel telemetry baseband digital signal transmission and reception through hardware joint adjustment.

Telemetry Signal Transceiver Module Design

Overall Design

The transceiver module includes the transmitter module and the receiver module, and follows the relevant baseband digital signal processing communication protocol.

Transmitter Module Design. The multi-channel telemetry baseband signal transmitting module completes the uplink telemetry baseband signal processing task. In order to realize remote transmission of telemetry information to the flight target, according to the information transmission needs, the data transmission rate is between 1 Mbps and 64 Mbps, and the system clock is 112 MHz. The data encryption control signal is generated in the FPGA and sent to the RF transmitter, as shown in Figure 1.



Figure 1. Send module control signal output diagram

In Figure 1, the telemetry data is output from the UART interface of the host PC to the FPGA. In addition, the master PC transmits the telemetry control data to the DSP through the PCI interface and then to the FPGA. It is required that in the FPGA chip, the single-bit control signal at the specified data stream is pulled up according to the key content issued by the DSP to complete the telemetry data encryption operation.

The DSP chip releases the telemetry control data mainly including:

(1) Data transmission frame and DSP controller enable: used to determine whether the DSP and FPGA work;

(2) Key length: The length of the telemetry key can be set in the DSP controller, the maximum length is 300;

(3) Key content: The key used to encrypt the telemetry data usually adopts 32-bit double word, wherein the first 16 bits are sub-frame labels, and the last 16 bits are channel numbers.

Receiver Module Design. The multi-channel telemetry baseband signal receiving module completes the downlink telemetry baseband signal processing task. In order to accept the specified aircraft telemetry signal, the demodulated data stream (telemetry data) is obtained by down-converting the RF analog signal obtained from the RF receiver, and after passing through the high-speed ADC, enters the baseband signal processing circuit for decryption. According to the information receiving needs, its data transmission rate is 1Mbps~64Mbps, and its system clock is 112MHz.



Figure 2. Receive module control signal output diagram

In Figure 2, the DSP chip receives telemetry control data from the host PC through the PCI interface. The processing process of the FPGA chip is: the demodulated data stream obtained from the RF receiver is combined with the key content issued by the DSP, and the single-bit control signal at the specified data stream is pulled up to complete the telemetry data decryption operation.



Frame Structure Design of Multi-channel Telemetry Baseband Signal

The time-division system telemetry signal used in this design divides the data frame according to the time slot, so that different data information is sequenced in time sequence, and the same channel is used for data transmission ^[4]. Under this requirement, the constructed data stream structure features include the following aspects.

(1) Frame: Since the system adopts time-division multiplexed telemetry, it is necessary to collect at least one telemetry data to form a cyclic data format.

(2) Full frame: All multi-channel telemetry data is cyclically transmitted one week by route, and may include one or more frames.

(3) Subframe: A subframe is formed from the start of synchronization of a certain subframe to the start of synchronization of the next subframe.

(4) Vice-frame: The path of the frame is further divided into a plurality of road signals, and these re-segmentation paths are called one sub-frame in one cycle.

(5) Channel: In the channel parameters issued by the master PC, single bit 1 represents the channel length of 8, and single bit 0 represents the channel length of 16.

(6) Frame header: In the optimal frame synchronization code group, a frame synchronization code group of 16-bit data is taken, and the frame synchronization code group is placed at the end of the frame of one subframe.

(7) PCM data stream: A non-return to zero level code (NRZ-L) is used, where "1" is represented by one level and "0" is represented by another level.

Teletext Transfer Protocol Design

Based on the frame structure design of multi-channel telemetry signals, the telegram transmission packet protocol format of multi-channel telemetry signals is given. The data packet protocol structure required by the baseband signal transmission module is shown in Figure 2.3, including data stream, channel signal and vice. Frame label. On the basis of the protocol structure, combined with the telemetry control data transmitted from the DSP, the single-bit control signal at the specified data stream position is pulled up. The single-bit control signal is at a high level, that is, the encryption and decryption operation of the partial data stream is performed. According to the text transmission protocol, the baseband signal receiving module must also follow the packet protocol structure shown in Figure 3.

Data0	Data1	Data2		Data15	Data16	Data17		Data23	Data24	Data25		Data31		Data47
	Fra	ame_head	0			Channe		Channel:1					Channel: 4	
	Vice_frame: 0													
Data48	Data49	Data	50 .	. Data63	Data64	Data65		Data71	Data72	Data73		Data79		Data95
	Fra	ame_head	1		Channel:0				Channel:1]	Channel: 4
Vice_frame: 1														

							_			-	_		_	
Data33 6	Data337	Data338		Data351	Data352	Data353		Data359	Data360	Data361		Data367		Data383
Frame_head7					Channel:0			Channel:1]	Channel: 4	
Vice_frame: 7														

. . .

Figure 3. Transceiver module input and output data packet protocol

Baseband Signal Processing Hardware Selection

In order to realize the transceiving and processing of multi-channel telemetry signals, in addition to designing RF transmitters and RF receivers, FPGA and DSP modules are mainly used for multi-baseband signal processing, and UART and PCI are respectively controlled by the master PC.



The interface completes the framing, unpacking and encryption and decryption processing of the data packet to realize the transmission and reception of the multi-channel telemetry baseband signal.

FPGA Chip

Altera not only has the popular Cyclone, Cyclone II series, but also high-performance high-end series such as Stratix, Stratix II, Stratix III and so on. Altera's 65nm Process Stratix III FPGAs feature a rich memory and serial interface that is typically used in complex or high-end applications. The ep3sl340f1517i3n chip represents a high-performance Stratix III family of chips with outstanding advantages ^[5]: 8:1:1 user I/O / ground / power ratio, this new package pin form not only reduces noise but also user I / O Best in number; optimal tube chip and package level signal loop, which can further reduce signal return path inductance and reduce crosstalk between I/O; adjustable slew rate control allows designers to adjust the edge rate of the signal. For better signal integrity while achieving optimal system performance; dynamic OCT, using the device's OCT resistors reduces component count on the PCB, saves board space and component cost; package decoupling and die capacitance, which reduces Source-drain current surge of gate switching; LVDS buffer enhancement can meet the requirements of high-speed signals for long traces and short traces, and reduce signal attenuation.

DSP Chip

TMS320VC33 (referred to as VC33) is the third generation processor of TI company and TMS320 series introduced in 2001. It supports 32-bit floating-point operation, has 32-bit high-performance CPU, and has 34K *32 bits of storage space ^[6]. One full-duplex serial Mouth. As a high-performance chip of TI, VC33 has the following advantages: low power consumption, 32-bit high-performance CPU, 34K*32-bit on-chip RAM; program bus, address bus and DMA bus are separated, can be read and written in parallel; 8 extended precision Register; a 32-bit barrel shifter; an on-chip DMA controller that can operate in parallel with the CPU, which can operate on memory in memory without affecting the CPU; a full-duplex serial port, Programmable to 32-bit, 24-bit, 16-bit and 8-bit word lengths, fixed and variable rate two modes of operation; two 32-bit hardware timers; built-in 5x phase-locked loop clock circuit, external The low-frequency clock source obtains the high-speed duty cycle on-chip; the program is self-booting, and the program stored in the external 8-bit, 16-bit or 32-bit low-speed ROM is loaded to any position specified in the 32K high-speed RAM inside the DSP. High speed operation.

Based on the selected hardware, the designed hardware system and test platform are constructed from the devices shown in Table 1.

Device	type	Function			
Laptop	Lenovo G480, WIN7 system, 32-bit operating system	runs QUARTUS II9.1SP2 compiler			
Industrial	CompactPCI MIC3042B8001E-T, WIN XP system,	runs CCS3x/4x compiler and			
computer	provides CPCI card slot	system host software			
Display	Samsung S24D390HL	Industrial computer software display			
Oscilloscope	The Agilent InfiniiVision MSO-X 3054A	generates a 10MHz clock source.			

Table 1. System Debugging Hardware Devices

Telemetry Signal Software Design and Debugging

Software Design of Transceiver Control Signal

Based on master host computer, DSP, FPGA hardware platform, the design of the transceiver module for embedded multi-channel telemetry baseband signal is completed by software design. The single-bit control signal is generated in a manner that uses the sequential logic of the dual port RAM in combination with the combinational logic. First, the dual port RAM writes the key data content sent from the DSP, and then reads the first data content. The data content is compared with the sub-frame number and the channel number to determine whether to pull the single-bit control signal

high. Once the single bit control signal is pulled high, a falling edge pulse signal is generated which determines the conversion of the dual port RAM read address. By repeating the above operations, the writing and reading functions of the telemetry baseband digital signal can be completed. It should be noted that when using this scheme, the key content of a certain length must be sorted, otherwise there will be a case where only the partial single-bit control signal of the data stream position is pulled up, thus leading to the wrong single-bit control signal of baseband information transmission.

The Result of Transceiver Control Debugging

In the single-bit control signal generation, three keys are first generated in the master PC. 0x0001000e, 0x00030003, 0x00030004, respectively, sub-frame 1, channel 14; sub-frame 3, channel 3; sub-frame 3, channel 4, hereinafter referred to as (1, 14), (3, 3), (3, 4). Grab the corresponding signal in SIGNALTAP. As shown in Figures 6 and 7, sk_single is the generated single-bit control signal, subframe_num is the vice-frame label, and bodao_count is the channel signal synchronized with the data stream (sub-frame content portion). Among them, the (1, 14) pull-up single-bit control signal is shown in Figure 4, and the single-bit control signal pulled up by (3, 3), (3, 4) is shown in Figure 5.



Figure 4. (1,14) single-bit control signal pulled high

<mark>0</mark>) (🖸 Quartus II - D/bit 54/FM_recv_fpga1/quartus/top - top - [./sim/stp3.stp*]											
File	Edit V	iew Project Processing Too	ls Window									
6	ې 🔊	Ready to acquire	- 2	🛓 🖻 🛛 🗄 🕏	. 🖈 💷							
Instance Manager: 🍬 🂫 🔳 🔛 Ready to acquire 👔								,	× JTAG Chain Configuration	JTAG ready	?	
Inst	ance	Status	LEs: 4071	Memory: 927744	M512,MLAB: 0/13520	0 M4K,M9K: 261/1040	M-RAM,M144K: 22/48		Underson UCD Disc	- RICD 01	- Calur	
1.0	auto_signalta	ap_0 Not running	0 cells	0 bits	N.	A NA	NA		Hardware: USB-blast	st [USB-0]	■	
	auto_signalta	ap_1 Notrunning	1244 cells	75776 bits	0 block	s 9 blocks	0 blocks		Device: @1: EP3S	L340 (0x021050DD)		
B	auto_signaita	ap_2 Not running	2827 Cells	S21 399 Dits	U DIOCK	S IU4 DIOCKS	U DIOCKS					
										📥 🕕 /quartus/top.sc	of	
									Attached SOF Files	auto_signaltap_0 auto_s	ignaltap_1 auto_signa	
									top. sof			
log: 2019/04/30 15:17:25 #1					click to insert time bar							
Type Alias Name				-512	-384 -256 -128	0 128	256 384 512	2 640 768 896	1024 1152 12	80 1408 1536		
frame_lock_sel:frame_lock_sel_instiframe_pulse												
frame_lock_sel:frame_lock_sel_instidata_out												
Image: Sk_control_sk_control_inst[frame_length_count				12	3456789							
Image: sk_control.sk_control_inst[frame_length_count_buf2					123456789							
Image: Sk_control_inst[bodao_count				0	1 2	3	4	5 6	7 8	9		
	₩ sk_control.sk_control_inst[subframe_num							3				
	6	frame_lock_sel:frame_lock_sel_inst da	ata_out_valid								=	
sk_control:sk_control_instjedge_check:edge_check_instjflag												
sk_control:sk_control_inst[sk_single												
Image: Sk_control sk_control_inst[sk_ram:sk_ram_inst]q												
	2	sk_control:sk_control_inst sk_ram	csk_ram_inst q			00030003		00030004h		0001000Eh		
		sk_control.sk_control_inst(sk_ram sk_control.sk_control_inst(rd_addr	:sk_ram_inst q r			00030003	n	2		0001000Eh		
		sk_control:sk_control_inst[sk_ram sk_control:sk_control_inst[rd_addr sk_control:sk_control_inst[sk_leng	rsk_ram_inst q r			00030003		2 3		0001000Eh		
		sk_controlsk_control_instjsk_ram sk_controlsk_control_instjrd_addr sk_controlsk_control_instjsk_leng sk_controlsk_control_instjsk_leng	csk_ram_inst q r gth gth_reg			00030003 1		2 3 3		0001000Eh 0		

Figure 5. (3,3),(3,4) single-bit control signal pulled high

The experimental test results show that the receiving module can reliably decrypt and obtain the required baseband telemetry digital signal for the encrypted baseband telemetry digital signal sent by



the transmitting module, so that the same channel can be used to complete the reliable transmission of multi-channel telemetry data.

Summary

Aerospace vehicles, high-altitude unmanned aerial vehicles and telemetry satellite communications, due to their special requirements for communication confidentiality and anti-interference, need to be continuously improved in the actual use, and the capacity for encrypting and decrypting the digital information of the telemetry baseband signal is increasing. In this paper, based on the PCM system, the dual-port RAM sequential logic and combined logic output are used to realize multi-channel telemetry baseband digital information simultaneous transmission. The single-bit control signal is pulled up by the control signals given in the protocol, such as the channel number and the vice-frame number, to realize the transmission and reception selection and control of the multi-channel telemetry digital baseband signal. The actual hardware and software system joint debugging has passed the experimental test. Based on the above research and design, the multi-channel telemetry baseband digital signal processing transceiver module can be combined with the corresponding RF front-end to realize long-distance high-rate and high-reliability telemetry information transmission based on software radio technology. The embedded system function based on FPGA and DSP can not only realize the high-speed processing of baseband signals, but also the software radio system can be transplanted. Moreover, based on the current scheme, the intelligent customization and integration of hardware circuits can be further realized.

Acknowledgement

This research was financially supported by the 2017 China Ministry of Education Industry-University Cooperation Collaborative Education Project.

References

[1] Ze-feng ZHU, Wei ZHANG. Development Status of Telemetry Technology and Prospection of Key Technology[J]. Techniques of Automation and Applications, 2016, 35(12): 57-60.

[2] Jing-dong BAI. Research and Implementation of Telemetry and Remote Control Communication System Based on Software Radio Technology[D]. Beijing: Beijing University of Posts and Telecommunications, 2014.

[3] Yang CHEN. Arrow Telemetry Simulator[D]. Nanjing: Nanjing University of Science and Technology, 2005.

[4] Dong-wen GUO. One of the Realization of Variable Frame PCM Telemetry System[J]. Journal of Telemetry, Tracking and Command, 2003, 24(6): 16-19.

[5] Altera Corporation. Application Note 469: Stratix III Design Guidelines[EB/OL]. May 2008, https://www.intel.cn/content/dam/www/programmable/us/en/pdfs/literature/an/an469.pdf, 2019.

[6] Rui-rong DANG, TMS320C3x Series DSP Principle and Development Technology[M]. Xi'an: Xi'an University of Electronic Science and Technology Press, 2011.