



# A Practical Design of Common Emitter Amplifier with Swamping Resistance and Bypass Capacitor

Dwi Novianto<sup>1</sup>(✉), Risky Via Yuliantari<sup>1</sup>, and Warindi Warindi<sup>2</sup>

<sup>1</sup> Electrical Engineering, University of Tidar, Magelang, Indonesia  
nopi\_jte@untidar.ac.id

<sup>2</sup> Electrical Engineering, University of Mataram, Mataram, Indonesia

**Abstract.** Amplifier is commonly used on signal processing. Class-A Amplifier is an amplification system which can amplify whole wave. Although it can amplify whole wave, it requires proper bias and collateral AC/DC load line. To set collateral AC/DC load line, Higher current through collector (IC) make better collateral. Better collateral between AC/DC load line can minimize clipping output wave but it is power consuming.

**Keywords:** common · emitter · amplifier · AC · load line

## 1 Introduction

Common Emitter Amplifier is used on wide purpose [1] because the signal amplified is not distorted although it has low efficiency [2]. The example purposes of Common Emitter Amplifier are amplifier signal on 56-161GHz bandwidth [2], LNA (Low Noise Amplifier) on 140–220 GHz bandwidth [4] and audio signal amplification [5]. Due to many purposes, determining Q point (Quiescent Point), DC (Direct Current) and AC (alternating Current) load line are important to avoid clipping signal.


Common Emitter Amplifier with bias voltage-divider and coupling capacitor from emitter to ground is depicted in Fig. 1.

For AC analysis, input signals enter through input terminal and pass  $C_{pin}$  than affect the collector current. So, the collector current become input signal with  $180^\circ$  phase shift. Signal form Collector goes through Emitter than pass bypass capacitor  $C_{pe}$  because capacitive reactance decreases when the AC signal pass. It is occurred because of Eq. (1).

$$X_c = \frac{1}{2a2\pi fC} \quad (1)$$

The higher frequency, the lower capacitive reactance. Due to bypass capacitor, signal gain becomes

$$A_v = \frac{R_C}{r_e} \quad (2)$$



**Fig. 1.** Common Emitter Amplifier with Voltage Divider Bias and Bypass Capacitor.

where,


$$r_e = \frac{25mV}{I_C} \tag{3}$$

Although the gain is greater than other topology of Bipolar Transistor Amplifier, it is impractically used without considering AC and DC load line. There are two reasons why that schematic is impractically. First, schematic gain on Fig. 1 is dependent on the  $r_e$  where it is dependent on the temperature. To minimize temperature dependency, swamping resistance will be added between emitter and  $R_E$ . Second, If the quiescent point is not in the middle of AC and DC load line intersection, the output signal will be clipped. So, in this paper will discuss about determine the component value of Common Emitter Amplifier to get proper quiescent point and output signal.


## 2 Common Emitter Amplifier

### 2.1 Common Emitter Amplifier with Swamping Resistance


Reducing temperature effect to amplifier gain, swamping resistance ( $R_s$ ) between emitter and  $R_E$  is installed. To vary the amplifier gain,  $R_E$  can be replace with potentiometer which the middle foot is connected to  $C_{pe}$ . It is depicted on Fig. 2. In AC analysis,  $I_{AC}$



**Fig. 2.** Common Emitter Amplifier with Voltage Divider Bias, Swamping Resistance and Bypass Capacitor.



**Fig. 3.** Equivalent Circuit for AC Analysis



**Fig. 4.** Equivalent Circuit for AC Analysis with Potentiometer calculated

(AC current) from emitter goes to  $R_S$  than through  $C_{pe}$  because of question (1) and  $R_v$  in the maximum value. Neglected the capacitive reactance of  $C_{pe}$ , the equivalent circuit can be drawn as Fig. 3.

Ignoring the direction,  $I_e$  and  $I_{rc}$  are equal because  $I_c = I_{RC}$  where  $I_b \ll I_e$ . So,  $I_b$  is neglected and  $V_b \approx V_e \approx V_{in}$ . Therefore, gain equation is wrote as Eq. (4).

$$Gain_{AC} = \frac{V_{out}}{V_{in}} = \frac{I_c R_c}{I_e (r_e + R_S)} = \frac{R_C}{(r_e + R_S)} \tag{4}$$

Because  $r_e$  value depend on the temperature,  $R_S$  is needed to minimize temperature impact to gain value [6]. The recommendation value for  $R_S$  is  $\geq 10r_e$  [7]. Gain will decrease when  $R_v$  is decreased as well. So, the equivalent circuit can be redrawn as Fig. 4. When the  $R_v$  is turn down,  $R_v$  value should be included in gain formula.

$$Gain_{AC} = \frac{R_c}{(r_e + R_S + R_V)} \tag{5}$$

Depend on the Fig. 4, signal current will be reduced by  $R_v$  and gain also decrease.


## 2.2 Calculation of Components Value

Looking at Fig. 2, DC current  $I_C$  flows from  $V_{CC}$  through  $R_C$ , collector, emitter,  $R_S$ ,  $R_V$  than ended to the ground. So, finding the transistor is the first step to determine value of  $I_C$ ,  $h_{fE}$  (current gain) and determining  $V_{CC}$ . After determining them based on datasheet, don't forget to find voltage saturated condition between collector and emitter. Second step is, calculate  $R_S$  using Eq. (5)

$$R_S \geq 10r_e \tag{6}$$

than calculate  $V_{RS}$  using Eq. (6) and (7)

$$V_{RS} = I_E R_S \tag{7}$$



**Fig. 5.** Equivalent Circuit for Modeling Base Resistance

Where

$$I_C \approx I_E \quad (8)$$

Third step is, calculate the voltage of  $R_V$ . It can be calculate using Eq. (8)

$$V_{R_V} = I_C R_V \quad (9)$$

Value of  $R_V$  depend on value of potentiometer in the market. The lowest value of  $R_V$ , the highest voltage output swing will be got because  $V_{R_V}$  has a big role on value of boundary between triode and saturation region. It is depicted on Fig. 7 and written in Eq. (9)

$$V_{C_{sat}} = V_{CE} + V_{R_S} + V_{R_V} \quad (10)$$

The fourth step is finding the value of  $R_C$ . It can be got with Ohm Law, but voltage of  $R_C$  should be calculated first using Eq. (10)

$$V_{R_C} = V_{CC} - V_{C_{sat}} \quad (11)$$

After getting the voltage of  $R_C$ , it can be found using Eq. (11)

$$R_C = \frac{V_{R_C}}{I_C} \quad (12)$$

Fifth step is calculating base resistance of transistor with DC analysis. Look at Fig. 2,  $V_E = V_B = V_{th} + V_{R_S} + V_{R_V}$  and  $V_B$  equal to  $V_E$ . Looking at the base, input resistance can be denoted.

Depend on Fig. 5, base voltage and emitter voltage are equal. So, to formulate base resistance refer to ground Internal resistance of emitter and swamping resistor are series. Therefore, using Ohm Law base resistance can be written as

$$R_B = \frac{V_B}{I_B} = \frac{V_E}{I_B} = \frac{I_E(R_S + R_V)}{I_B} \quad (13)$$

where,

$$h_f E = \frac{I_C}{I_B} \quad (14)$$




Fig. 6. Equivalent Circuit for Calculating Bias Resistor

So,

$$R_B = (R_S + r_e)h_f E \tag{15}$$

Sixth step is calculating value of  $R_2$ . Maximum value of  $R_2$  should be  $\leq \frac{R_B}{10}$  to minimize through base of transistor. So, most of current from  $R_1$  goes through  $R_2$ . Than the final step is calculating the value of  $R_1$ . Thevenin Theorem is not used because the beiger Thevenin resistance the bigger error on quiescent point [8].

Calculating the last component  $R_1$ , schematic approach should be drawn.

On Fig. 6,  $V_{th} = V_{BE} = 0,7V$  for silicon transistor and  $V_{R_2} = V_{th} + V_{R_B}$ . To obtain  $V_{R_1}$ ,  $V_{R_B}$  should be calculate first using Eq. (15)

$$V_{R_8} = (R_S + R_V) I_C \tag{16}$$

Substituting Eq. (13) and (14) to Eq. (16), voltage of  $R_2$  could be

$$V_{R_2} = V_{th} + (I_c(R_s + R_V)) \tag{17}$$

After  $V_{R_2}$  obtained, current through  $R_2$  is calculate using Ohm Law.

$$I_{R_2} = \frac{V_{R_2}}{R_2} \tag{18}$$

Than current through  $R_1$  can be obtain with summing  $I_{R_2}$  and  $I_B$ . So, value of  $R_1$  can be obtained with Eq. (18).

$$R_2 = \frac{V_{R_1}}{I_{R_1}} = \frac{V_{CC} - V_{R_2}}{I_{R_1} + I_B} \tag{19}$$

Value all components are obtained. DC load line can be drawn.




Fig. 7. DC Load Line Plotting.

### 2.3 DC and AC Load Line

On Fig. 7, collector voltage is close to  $V_{CC}$  when transistor in cutoff condition. Collector current was determined on the first step and minimum value of collector voltage, boundary between triode and saturation region, was calculated in the third step.

Quiescent voltage is considered in the middle between  $V_{C_{sat}}$  and  $V_{CC}$  but in fact Quiescent point can be closed to  $V_{C_{sat}}$  or  $V_{CC}$  depend on the gain. The important thing is Quiescent point is set to avoid clipping output wave form [9]. Depend on Fig. 7,  $I_{CQ}$  can be obtained trigonometrical equation.

$$\tan \alpha = \frac{I_C}{V_{CC} - V_{C_{sat}}} \quad (20)$$

And

$$\tan \alpha = \frac{I_C}{V_{CC} - V_{CQ}} \quad (21)$$

So,

$$I_{CQ} = \frac{I_C(V_{CC} - V_{CQ})}{V_{CC} - V_{C_{sat}}} \quad (22)$$

To get Quiescent voltage, part of  $R_2$  can be replaced with potentiometer depicted on Fig. 8.

Value of  $R_2 = R_{Q_{tune}} + R_{2_{new}}$  and  $R_{Q_{tune}} > R_{2_{new}}$  is recommended to get significant variation of quiescent voltage. Making sure the signal output swing, AC load line is needed to plot. To get signal current through collector ( $I_c$ ), Eq. (22) can be used.


$$I_c = I_{CQ} + \frac{V_{CQ}}{R_{Out}} \quad (23)$$

$R_{Out} = R_C$  when load resistance ( $R_{Load}$ ) doesn't exist. If there is a load resistance,  $R_{Out}$  would be  $R_C \parallel R_{Load}$ . So as Voltage signal can be plot using Eq. (23).


$$V_c = V_{CQ} + (I_{CQ} R_{Out}) \quad (24)$$

After calculating  $I_c$  and  $V_c$ . AC load line is plotted as Fig. 9

On Fig. 9, AC load line is proper because its slope is steeper than DC load line. To make the two as close as possible,  $I_C$  should be raised.



**Fig. 8.** Bias for Quiescent Voltage Tuning



**Fig. 9.** AC and DC Load Line Plotting

### 2.4 Design Proper AC Load Line


Value of  $I_C$  should be in range in transistor datasheet. Greater should be lower  $I_C$ , greater  $V_c$  and greater  $V_{C_{Sat}}$ . Due to greater  $V_{C_{Sat}}$ , voltage output swing will be decrease because increasing  $R_S$  and  $R_V$ . It led to  $V_{C_{Sat}}$  increase. To minimize  $V_{C_{Sat}}$  value of  $R_V$  should be decrease and  $R_S$  should be on minimum value.

Bipolar Junction Transistor type 2N3904 with Common Emitter topology is used for example of AC load line designing. Depend on the datasheet [10],  $h_{fE}$  200 can be flown by 1mA – 10mA through collector.


On Fig. 10.  $R_L$  depict input resistance on the next stage. For example, value but close to the reality is  $6720\Omega$ . Value of  $R_V$  is  $500\Omega$ . It was chosen because it is minimum value of potentiometer in the market. So, with four dependent variables ( $V_{CC}$ ,  $h_{fE}$ ,  $R_L$  and  $R_V$ ),  $I_C$  is varied by 2mA, 4mA, 6mA and 8mA. The result of load line calculation was written on Table 1.







**Fig. 11.** DC and AC Load Line when  $I_C = 2$  mA



**Fig. 12.** DC and AC Load Line when  $I_C = 4$  mA

Look at Fig. 11, Fig. 12, Fig. 13 and Fig. 14.




Fig. 13. DC and AC Load Line when  $I_C = 6$  mA




Fig. 14. DC and AC Load Line when  $I_C = 8$  mA

### 3 Conclusion

Base on calculation and load line plotting. Determining higher  $I_C$  makes higher collate ration. Higher  $I_C$ , DC and AC load line will be more collateral. But the power consumption goes higher as well. The advantage of higher collateral between AC and DC load line is minimum clipping output.

## References

1. Pan, Z., Yang, C., Feng, R., Qi, M., Luo, Q., Zhu, M.: The Design of a Low Distortion Power Amplifier Based on Cascode. pp. 1–4 (2019).
2. Jeong, J. H., Kim, G. H., Min, B. R., Ahn, C. H., Cho, G. H.: A high efficiency class A amplifier accompanied by class D switching amplifier. In: PESC97. Record 28th Annual IEEE Power Electronics Specialists Conference, vol. 2, pp. 1210–1216 (1997).
3. Hou, Y., et al.: A 56–161 GHz Common-Emitter Amplifier with 16.5 dB Gain Based on InP DHBT Process. *Electronics* 10(14) (2021).
4. Stärke, P., Steinweg, L., Carta, C., Ellinger, F.: Common Emitter Low Noise Amplifier with 19 dB Gain for 140 GHz to 220 GHz in 130 nm SiGe. In: 2019 International Conference on Wireless and Mobile Computing, Networking and Communications (WiMob), pp. 1–4 (2019).
5. Dan-Abia, D.E., Obot, A., Udofia, K.M.: Design and Analysis of a Multistage Common Emitter Amplifier for Low Frequency Applications. *Eur. J. Eng. Technol. Res.* 4(10), pp. 87–92 (2019).
6. Kumar, A., Ganguli, S.: A new Hall-effect enabled voltage amplifier device based on magnetic and thermal properties of materials. *J. Magn. Magn. Mater.* 514, p. 167054 (2020).
7. Floyd, T.L.: *Electronic Device Conventional Current Version*. Pearson, Malaysia (2018).
8. Chen, X. et al.: Error Analysis of Approximate Calculation of Voltage Divider Biased Common-Emitter Amplifier. *Circuits Syst.* 8(10), p. 247 (2017).
9. Wardhana, A.W., Ramadhani, Y., Prisantono, P.: Design and Simulation of a Multistages Common-Emitter, Common-Collector, AC Voltage Amplifier. *J. Nas. Tek. ELEKTRO* (2022).
10. ON Semiconductor: General Purpose Transistors NPN Silicon 2N3903, 2N3904, <https://pdf1.alldatasheet.com/datasheet-pdf/view/11470/ONSEMI/2N3904.html>, last accessed on Aug. 11, 2022.

**Open Access** This chapter is licensed under the terms of the Creative Commons Attribution-NonCommercial 4.0 International License (<http://creativecommons.org/licenses/by-nc/4.0/>), which permits any noncommercial use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license and indicate if changes were made.

The images or other third party material in this chapter are included in the chapter's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the chapter's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder.

