

## Analysis transmission performance of complex interconnect structure and equivalent circuit

Yuling Shang<sup>1</sup>, Jianfeng Ma<sup>1</sup>, Chunquan Li<sup>2,\*</sup>

<sup>1</sup> Department of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin, 541004, China

<sup>2</sup> Department of Electromechanical engineering, Guilin University of Electronic Technology, Guilin, 541004, China

**Keywords:** complex interconnect structure model; transmission characteristic; circuit model; S-parameter.

**Abstract.** The signal integrity problem has become a limit on current electronic system design and development. This paper studies the transmission performance for high-speed PCB complex interconnect structural model consists of via, solder ball and trace. Different length of traces and different radius of pads were simulated using HFSS to evaluate the effect of these parameters on the transmission characteristic. An equivalent circuit model of the complex interconnect structure was presented and the parameters values were extracted. The circuit model was simulated using the software ADS, compared to the results simulated using HFSS, the differences of return loss S11 were within 1dB ranging from 1GHz to 6GHz, and within 2dB ranging from 6GHz to 10GHz.

### Introduction

Today's integrated circuits develop toward high performance, high density and highly integrated, but Signal integrity<sup>[1]</sup> issues have become a problem which cannot be ignored. The complex interconnect structure consists of via<sup>[2]</sup>, solder ball<sup>[3]</sup> and trace has become the basic unit of high density integrated circuits. Effect of the via and solder ball on the signal transmission can be negligible at low operating frequency, but when the operating frequency rises up to the RF or microwave segment, the complex interconnect structure is an entire signal transmission path characteristics of the transmission line exhibition. Via provide a connection between the signal layers, the BGA (Ball Grid Array, abbr. BGA) solder ball is the connection between the BGA package device and the circuit board. Via and solder ball are discontinuous factors on the transmission path, which will seriously affect the quality of the signal propagation. Therefore, it is necessary at high frequencies the research on the signal integrity issues caused by the complex interconnect structure consisting of via, solder ball and trace as the whole object.

### Signal integrity

Signal integrity is broadly describe the quality of signal transmission in high-speed circuit, which major research the effect of electrical parameters characteristics on signal transmission. Signal propagation always affected the transient impedance on transmission path, when the impedance unchanged the signal is not reflected, otherwise, the signal reflection occurs at the place where the impedance changed. The reflection large enough will cause circuit malfunction.

To solve signal integrity issues of high-speed circuit, the signal integrity simulation must be performed. With reflection questions for via and solder ball continuous research and improvement, foreign scholars have proposed a variety of new via structure, from a single via model to the many vias transition model<sup>[4]</sup>, even Though Silicon Via fault model<sup>[5]</sup>. Research on the BGA solder ball from a single analysis to the grounding solder ball shielding<sup>[6]</sup>, and even differential solder balls performance<sup>[7]</sup>. Domestic interconnect structure for electromagnetic analysis is still in the research methods of follow up abroad, more concerned about the manufacturing processes and materials but the research about the effect of the discontinuous region size on reflection is relatively little. Based

on this background, this paper select reflections caused by the change of discontinuous impedance to analyse a signal transmission performance of the complex interconnect structure model.

### Complex interconnect structure model

Complex interconnect structure model is shown in Fig. 1. Substrate material selects FR4, the dielectric constant of 4.2, the via radius is 12mil, via pad radius is 16mil, solder ball radius is 15mil, solder ball pad radius is 16mil, scanning frequency range selection 1-10GHz.

In complex interconnect structure constituted by via, solder ball and trace, there are via-trace, and solder ball-trace discontinuous interconnected cells, shown in Fig.2 and Fig.3, in whose contact points have signal transmission discontinuity. Where  $c = a + b$ ,  $a$  is the discrete region pad width,  $b$  is the length of the discontinuous region trace,  $c$  is the length of the discontinuous region.

For complex interconnect structure model, without changing other simulation parameters and conditions and in the same scanning frequency, selecting discontinuous area trace length as a single variable, signal integrity simulation is performed. When the length of the trace connected with via and solder ball is 6mil, 8mil, 10mil, the simulation results are shown in Fig.4 and Fig.5, respectively.




Fig.1: Complex interconnect structure model constituted by via, solder ball and trace




Fig.2: Via - trace discontinuities schematic




Fig.3: Solder ball - trace discontinuities schematic

As can be seen from the simulation results, with the length of the trace increasing, the return loss  $S_{11}$  of the complex interconnect structure model increases that the signal reflection performance is increasingly strong.

At high frequencies, the current influenced by the skin depth, the resistance is mainly concerned with the frequency. Under the restricting of skin effect, the skin depth is much smaller than the

geometry thickness of the cross-sectional. Along with frequency increasing, the cross-sectional area of trace where current flows will be decreasing proportional to the square root of the frequency, so that the per unit length impedance of trace increase with frequency proportional to the square root. The general formula  $L = 0.083R_{Len}\sqrt{\epsilon_r}$  of the per unit length inductance of the transmission line indicates, the skin effect cause an increase in resistance that with the trace length b increasing in the discontinuous region, the transmission line inductance will increase and the return loss  $S_{11}$  becomes larger. As can be seen, the shorter transmission line not only enables signal transmission performance better, but also in line with technological trends.

For complex interconnect structure model, without changing other simulation parameters and conditions and in the same scanning frequency, selecting a pad radius within discontinuous areas as a single variable, signal integrity simulation is performed. When the via pad radius and solder ball pad radius is 16mil, 17mil, 18mil, the simulation results are shown in Fig.6 and Fig.7, respectively.




Fig.4: Trace connected with via




Fig.5: Trace connected with solder ball

As seen from the simulation results, in discontinuous region with the pad radius increases, the return loss  $S_{11}$  of the complex interconnect structure model increases, that is to say the signal reflection performance become more and more strong.

For via, the parasitic capacitance to ground is present. By the via parasitic capacitance formula  $C = 1.41\epsilon_r T D_2 / (D_3 - D_2)$ , it is indicated that via parasitic capacitance increases with via pad radius increase, and the resistance caused by the skin effect will increase. By the inductance general formula  $L = C \times R^2$ , the return loss  $S_{11}$  caused by the increase of the via inductance becomes larger.

For solder ball, at high frequencies, the current is mainly distributed in the solder ball surface due to the skin effect. As the frequency increases, the skin depth decreases. From the spherical capacitor formula  $C = 2\pi\epsilon_0\epsilon_r / \ln(D_1/(D_1 - \delta))$ , with spherical capacitance increasing, the resistance caused by the skin effect will increase, so from the inductance general formula  $L = C \times R^2$ , the influence on the return loss  $S_{11}$  caused by the increase of the solder ball inductance becomes larger.




Fig.6: Via pad radius




Fig.7: Solder ball pad radius

### Equivalent circuit model

As can be seen from the above simulation results, the impact of changes in the size of the discontinuous region on the signal transmission performance is very important. The equivalent circuit model in this paper is shown in Figure 8.

At high frequencies, the current distribution of the entire signal transmission path should be subject to the skin effect, the current on the trace is mainly distributed over the surface in contact with the air, the via current is mainly distributed on the wall in contact with the air, the solder ball current is mainly distributed on the outer spherical surface in contact with air, the thickness of the current arrangement is mainly skin depth  $\delta$ . Skin effect determines the high-frequency resistance and can also cause parasitic effects, resulting changes of the capacitance and inductance parameters. The existence of the via parasitic capacitance and the via parasitic inductance cannot be ignored. For solder ball, spherical parasitic capacitance and parasitic inductance must be considered.

Skin depth:




Fig.8: Equivalent circuit model

$$\delta = \sqrt{1 / (\sigma \pi \mu_0 \mu_r f)} \quad (1)$$

Per unit length resistance caused by skin depth:

$$R_{Len\delta} = \rho / (w\delta) \quad (2)$$

Microstrip line unit length capacitance due to skin depth:

$$C_{trace\delta} = \frac{0.67(1.41 + \epsilon_r)}{\ln(5.98h / 0.8w + t)} \quad (3)$$

Microstrip line unit length inductance due to the skin depth:

$$L_{trace\delta} = 0.083R_{Len\delta}\sqrt{\epsilon_r} \quad (4)$$

Via parasitic capacitance:

$$C_{via1} = 1.41\epsilon_r TD_2 / (D_3 - D_2) \quad (5)$$

Via parasitic inductance:

$$L_{via1} = 5.08T [\ln(4T / D_1)] \quad (6)$$

Solder ball parasitic capacitance:

$$C = 2\pi\epsilon_0\epsilon_r / \ln(r / (r - \delta)) \quad (7)$$

Solder ball parasitic inductance:

$$L_{ball1} = 5D [\ln(2D / r) - 3 / 4] \quad (8)$$

In formulas,  $\sigma$  is the electrical conductivity of metal,  $\mu_r$  is the relative permeability of the wire,  $\mu_0$  is permeability of free space,  $\rho$  is the conductivity of the conductor material,  $\epsilon_r$  is dielectric constant,  $h$  is the thickness of the dielectric layer,  $w$  is the trace width,  $t$  is the thickness of the trace,  $T$  is the height of via,  $D_3$  is via anti-pad diameter,  $D_2$  is via pad diameter,  $D_1$  is via inside diameter,  $D$  is the solder ball height,  $r$  is the radius of the solder ball. Using Equation (1) - (8) can calculate the parameter values of the elements of the equivalent circuit,  $R_1=R_3=R_5=0.076\Omega$ ,  $R_2=R_4=0.2\Omega$ ,  $L_1=L_3=L_5=0.28\text{nH}$ ,  $L_2=0.85\text{nH}$ ,  $L_4=0.47\text{nH}$ ,  $C_1=C_4=C_7=0.068\text{pF}$ ,  $C_2=C_3=0.3\text{pF}$ ,  $C_5=C_6=0.2\text{pF}$ .

Using ADS software to get the S-parameters of equivalent circuit model, using HFSS software to get the S-parameters of complex interconnection structure model, compared two methods simulated return loss S11 do not differ in the frequency range 1-6GHz more than 1dB, in the 6-10GHz frequency range differ by no more than 2dB, as shown in Fig.9.




Fig.9: Results comparative validation

## Conclusion

The complex interconnect structure model constituting via, solder ball and trace has become the basic unit of a high-density integrated circuits. As a signal transmission path, signal integrity under high-frequency conditions has become a problem which cannot be ignored. As can be seen from the results in this paper, as the frequency increases, the skin effect is quite large, in discontinuous area trace length and pad width have different degrees of impact on the signal transmission. In discrete areas the smaller size of trace and pad make signal transmission performance better, which is consistent with current trends in technology development. In this paper, an equivalent circuit model is established for the complex interconnect structure model constituting by via, solder ball and trace. The equivalent circuit were verified by the ADS software, the results show that the return loss at 1-6GHz frequency range S11 within a difference of no more than 1dB, the difference in the frequency range 6-10GHz not exceed 2dB.

## Acknowledgments

The research work reported in this paper is supported by National Natural Science Foundation of China No. 61102012, No.51465013 and No.51165004. Natural Science Foundation of Guangxi Province No. 2012GXNSFBA053176 and No. 2012GXNSFDA053029. Innovation Project of GUET Graduate Education No. GDYCSZ201480.

## References

- [1] Shang Yu-Ling. Study on test of crosstalk-induced fault for high speed interconnects Xian: Xidian University, 2009.
- [2] Shang Yu-Ling, Qu Li. Analysis for Modeling Electromagnetic Characteristics of Via in High-Speed Printed Circuit Board. *Advance in Information Sciences and Service Sciences*, 5(7), pp.589-596, 2013.
- [3] Shang Yu-Ling, Shi Guang-Yao & Qu Li. Influence of shape and distribution of BGA solder joints on signal integrity. *Journal of Guilin University of Electronic Technology*, (33) 4, pp.279-283, 2013.
- [4] Casares Miranda F.P., Viereck C. & Camacho Penalosa C. Vertical microstrip transition for multilayer microwave circuits with decoupled passive and active layers. *IEEE Microwave and Wireless Components Letters*, (16) 7, pp.401-403, 2006.
- [5] Kannan S., Kim B. & Ahn B. Fault Modeling and Multi-Tone Dither Scheme for Testing 3D TSV Defects. *Journal of Electronic Testing: Theory and Applications*, 28 (1), pp.39-51, 2012.
- [6] Kangasvieri T., Halme J. & Vahakangas J. Broadband BGA-Via Transitions for Reliable RF/Microwave LTCC-SiP Module Packging. *IEEE Microwave and Wireless Components Letters*, 18 (1), pp.34-36, 2008.
- [7] Marechal L., Auchere D. & Imbs Y. BGA package technology considerations for High Speed and RF applications. *European Microelectronics Packaging Conference*, pp.1-6, 2013.