# A novel low-voltage and low-power bandgap voltage reference

XING Xiao Ming<sup>1,a</sup>, LI Jian Cheng<sup>1,b</sup> and Yang Li<sup>1,c</sup>

<sup>1</sup>School of Electronic Science and Engineering, National University of Defense Technology, Changsha, China

<sup>a</sup>13298657014@163.com, <sup>b</sup>lijc hh@126.com, <sup>c</sup>yangli713@126.com

**Keywords:** bandgap voltage reference; low-power; low-temperature coefficient; subthreshold region

**Abstract.** The paper proposes a novel low-voltage and low-power bandgap voltage reference, which has superior performance such as low-voltage, low-power and low-temperature coefficient. The simulation based on 0.18-um CMOS process of TSMC. The proposed circuit consists of current source subcircuit, a bipolar transistor and a proportional-to-absolute-Temperature (PTAT) voltage generators, the PTAT voltage generator compensates for negative temperature dependence of a base-emitter voltage in a PNP bipolar transistor, and the voltage with zero temperature coefficient can be generated. Moreover, all of the MOSFETs work in subthreshold region, as a result, the low-voltage and low-power is achieved. The supply voltage is 1V,and it can also work normally from 0.8V to 4V,while the output voltage of the circuit is 0.58V,with maximal power dissipation less than 38nA. The temperature coefficient is about 14.5ppm/°C under temperature from -40°C to 80°C, that means a better temperature stability. So the performance of the proposed circuit is excellent.

#### Introduction

A bandgap voltage reference (BGR)is an important block of power management chip, widely used in analog integrated circuits, digital integrated circuits and mixed-signal integrated circuits[1]. The purpose of the voltage reference is to establish a dc voltage that will not be affected by process and voltage, so that to provide a stable reference voltage for the circuit [2]. It can improve the stability of the circuit system. With the rapid development of wireless communications, the wide application of portable electronic products(e.g cellphone, the ipad), the technical index of the low voltage and low power are getting more and more attention of IC designer and manufacturer. As the power and stability of BGR plays a decisive role for the whole circuit system's performance, the low-voltage and low-power BGR is required. However, For the limitation of the process, the operational amplifier's output voltage in traditional BGR is about 1.2V, which means the input voltage is higher so that it will waste the power greatly. That, coupled with the complicated circuit structure, make it very difficult to design a low power and low disorder operational amplifier. For above reasons, the low-voltage and low-power bandgap voltage reference is a trend in the future[3].

To solve these problems, this paper proposes a novel bandgap voltage reference circuit that has low voltage and low power. Since the difference of the gate-source voltage of two subthreshold MOSFETs has a positive temperature coefficient, we can design a proportional- to- absolute-Temperature (PTAT) voltage generators. On the other hand, the base-emitter voltage  $V_{BE}$  of the single bipolar has a negative temperature coefficient, which can counteract with the PTAT voltage generators, then the voltage with zero temperature coefficient can be generated by regulating PTAT voltage generators and the aspect ratio(=W/L)of the MOS transistor, Specific implement method will be presented in the following sections. To keep the power dissipation to nanowatts, all of the MOSFETs work in subthreshold region.

### Proposed bandgap reference structure

Fig.1 shows the complete schematic diagram of the proposed bandgap reference circuit. The circuit consists of four blocks, i.e. start\_up circuit, current source subcircuit, voltage divider and

reference voltage generator.




Fig.1 Schematic of proposed bandgap reference circuit

Start\_up circuit consisting of transistors  $M_1 \sim M_4$  and capatior C ,is used to avoid the stable state in the zero bias condition. Current source subcircuit containing transistors  $M_5 \sim M_{12}$  and resistor R are used to generates current which can provide bias current for following circuit, the power supply rejection ratio(PSRR) operates well with the cascode structure. The voltage divider circuit divides the base-emitter voltage  $V_{BE}$ , and makes the output voltage  $V_{BE}$  that is a half of  $V_{BE}$ . The reference voltage generator generates the PTAT voltage. By connecting the output voltage  $V_{BE}$ , the voltage with zero tempreture coefficient can be generated. The operating principles of the circuits are as follows.

Current source subcircuit. Firstly, considering the subthreshold characteristic of long channel MOS devices, the subthreshold current  $I_D$  can be expressed as

$$I_{D} = KI_{0} \left( \exp \frac{V_{GS} - V_{TH}}{\eta V_{T}} \right) (1 - \exp \frac{-V_{DS}}{V_{T}}). \tag{1}$$

where K(=W/L) is the aspect ratio of the transistor;  $I_0(=\mu C_{OX}(\eta-1)V_T^2)$  is the pre-exponetial factor of the subthreshold current;  $\mu$  is the carrier mobility;  $C_{OX}$  is the gate-oxide capacitance;  $\eta$  is the subthreshold slope factor;  $V_T(={}^k_BT/q)$  is the thermal voltage;  $k_B$  is the Boltzmann constant; T is the absolute temperature, and q is the elementary charge;  $V_{TH}$  is the threshold voltage of a MOSFET[4]; For  $V_{DS} > 4V_T$ , the current  $I_D$  is almost independent of  $V_{DS}$  and almost equal to

$$I_D = KI_0(\exp\frac{V_{GS} - V_{TH}}{\eta V_T}). \tag{2}$$

From (2), we can get the expression

$$V_{GS} = \eta V_T \ln(\frac{I_D}{KI_0}) + V_{TH}. \tag{3}$$

The structure of the current source subcircuit is shown in Fig.2. Both  $M_{n1}$  and  $M_{n2}$  is operating in subthreshold region.




Fig. 2 Schematic of current souce sub-circuit

From Fig.2, gate-source  $V_{GS1}$  in  $M_{n1}$  is equal to the sum of gate-source  $V_{GS1}$  in  $M_{n2}$  and the voltage of resistor R,i.e.,

$$\begin{aligned} V_{GS1} &= V_{GS2} + V_R. \\ V_R &= I_{REF} \bullet R. \end{aligned} \tag{4}$$

As two branch current of the current mirror consists of  $M_{p1}$  and  $M_{p2}$  is equal,  $I_{REF}$  can be expressed according to (3) and (4) as

$$I_{REF} = \frac{V_{GS1} - V_{GS2}}{R}$$

$$= \frac{\eta V_T \ln \frac{I_D}{K_1 I_0} + V_{TH} - \eta V_T \ln \frac{I_D}{K_2 I_0} - V_{TH}}{R}$$

$$= \frac{\eta V_T}{R} \ln \frac{K_2}{K_1}.$$
(5)

where  $K_1(=W_1/L_1)$  is the aspect ratio of the transistor  $M_{n1}$ ,  $K_2(=W_2/L_2)$  is the aspect ratio of the transistor  $M_{n2}$ . By regulating the vaule of  $K_1$ ,  $K_2$  and R, we can obtain 10 nA current.

**voltage divider.** The bipolar accepts the current through a current mirror and generates a base-emitter voltage  $V_{BE}$ , which is expressed as

$$V_{BE} = V_T \ln(\frac{I}{I_s}).$$
(6)

where  $I_s$  is the saturation current of the bipolar. Because  $V_{BE}$  decreases linearly with temperature, (6) can be simplified as

$$V_{RE} = V_{RGR} - \gamma T. \tag{7}$$

where  $V_{BGR}$  is the bandgap voltage of the silicon (i.e.,typ.1.1-1.2)[5];  $\gamma$  is the temperature coefficient of the  $V_{BE}$ . In order to obtain low output voltage  $V_{BE}$ , the circuit uses voltage divider circuit.Fig.1 shows the proposed sub-BGR circuit, that is based on the source-follower circuit. By regulating the aspect ratio of the transistor  $M_{16}$ , that  $V_{BE}$  is made equal to the half of the  $V_{BE}$ , i.e.

$$V_{BE}^{\cdot} = \frac{1}{2} V_{BE} = \frac{1}{2} V_{BGR} - \frac{1}{2} \gamma T.$$
 (8)

**Reference voltage generator.** As the current of the current source subcircuit is at the level of nanoampere, due to the effect of current mirror, the whole MOSFETs of the reference voltage generator operates in subthreshold region. From (5), the difference of the gate-source voltage  $\Delta V_{GS}$  of two subthreshold MOSFETs can be expressed as

$$\Delta V_{GS} = V_{GS1} - V_{GS2} = \eta V_T \ln \frac{K_2}{K_1}.$$
 (9)

Therefore, by making the ratio of K<sub>2</sub>/K<sub>1</sub> larger than 1,PTAT voltage can be obtained . However,

because the ratio of  $K_2/K_1$  is included in a logarithmic function as shown in Eq.(9), temperature coefficient of the voltage is too small to cancel out the negative coefficient dependence of  $V_{BE}$ . According to the simulation analysis, it can be achieved by connecting four pairs in cascade. From Fig.1, the reference voltage  $V_{ref}$  can be obtained.

$$V_{ref} = V_{BE} + V_{GS2} - V_{GS1} + V_{GS4} - V_{GS3} + V_{GS6} - V_{GS5} + V_{GS8} - V_{GS7}$$
 (10)

From Eqs.(8) and (9), this also can be expressed as

$$V_{ref} = \frac{1}{2} V_{BGR} + \left(-\frac{1}{2} \gamma + \sum_{i}^{4} \eta \frac{k}{q} \ln(\frac{K_{2i-1}}{K_{2i}})\right)$$
 (11)

From Eqs.(11), by regulating the ratio of  $K_{2i-1}/K_{2i}$ , the voltage with zero temperature coefficient can be obtained and expressed as

$$V_{ref} \approx \frac{1}{2} V_{BGR} \tag{12}$$

Due to the bandgap voltage of silicon is about  $1.1\sim1.2\text{V}$ , the output voltage  $V_{ref}$  is about  $0.55\sim0.6\text{V}$ .


### Simulation result


The proposed reference circuit shown in Fig.1 has been designed using 0.18-um CMOS process of TSMC. It is tested and verified by using the platform of the Cadence Spectre[6]. Fig.3 shows the measured output voltage  $V_{ref}$  as a function of VDD, with supply voltage VDD as a parameter. The average output voltage  $V_{ref}$  is 0.58V in the power range of 0 to 4 V, as the output voltage  $V_{ref}$  keeps stable in the power range of 0.8 to 4 V.

Fig.4 shows the corresponding power dissipations of bandgap reference, which is about 37 nW when the supply voltage VDD was 1V.

Fig.5 shows measured output voltage  $V_{ref}$  as a function of temperature, with supply voltage VDD as a constant. The voltage variation is within 1 mV in the temperature range from -40 to  $80^{\circ}$ C, so the temperature coefficient is 14.5ppm/°C.

Fig.6 shows the power supply rejection ratio(PSRR) at room temperature with a 1V power supply in a Frequency range from 0.01~1GHz. From Fig.6, it revealed the PSRR was -42dB at 100Hz.









Fig.4 Simulated power dissipations of bandgap reference as a function of VDD






Fig.5 Simulated voltage reference with temperature

Fig.6 Simulated PSRR as a function of Frequency

Table1summaries circuit performances in comparison with other reported bandgap voltage references[8]-[11] in recent years. From Table 1, the proposed bandgap voltage reference operates with ultralow power dissipation and low temperature coefficient in comparison with other bandgap voltage references with the same process. Moreover, the proposed circuit shows very good performance in terms of process variations in sensitivity and the more wide voltage range. The proposed circuit is therefore useful as a voltage reference for power-aware LSIs[7].

Table 1 comparsion of other lower-power CMOS voltage references

Table 1 comparsion of other lower power civios voltage references					
	This work	[8]	[9]	[10]	[11]
CMOS Technology	0.18-um	0.18-um	0.18um	0.18-um	0.18-um
VDD(V)	0.8-4.0	>0.9	0.85-2.5	0.7-1.8	1-5
Vref (V)	0.58	0.66	0.58	0.55	0.3
Temp. range ( $^{\circ}$ C)	-40-80	0-150	40-85	-40-120	-23-77
$TC (ppm/^{\circ}C)$	14.5	40	50	114	72.6
Power dissipation (uW)	0.037	473	0.06	0.06	1.48
PSRR(dB)	-41@1KHz	-	-	-	-

## Conclusion

This paper proposes a novel bandgap voltage reference circuit, which has many advantages ,e.g. low power dissipation, low supply voltage and low temperature coefficient. The appropriate use of connecting negative temperature coefficient circuit and positive temperature coefficient circuit in cascade, generated the voltage with zero temperature coefficient. The output voltage of the proposed circuit is 0.58V, with only 8mV deviation under the working power from 0.8V to 4V, and the temperature coefficient is 14.5ppm/°C, with only 1mV deviation under the temperature from -40 to 80°C. Because of the characteristics of the low-voltage and low-power, the proposed circuit is corresponding to the development trend of modern integrated circuits.

#### References

- [1] Qiang Zhao,Mng Lu,Jian Zhang.Design and analysis of the bandgap voltage reference source[J] Electronic Sci.&Tech.2012:1-3.
- [2] BEHZAD R. Design of Analog CMOS Integrated Circuit [M]. Xian: Xian Jiaotong University Press,2003.
- [3] Paulr.Gray,Paul.Hurst. Analysis and design of analog integrated circuits[M].Beijing:Higher education press,2011.
- [4] Sergio Franco.Design with Operational Amplifiers and Analog Integrated Circuits[M].Xian: Xian Jiaotong University Press,2010.

- [5] Tingcun Wei, Yingmei Chen, Zhengfei Hu. Analog CMOS Integrated Circuit Design[M]. Beijing: Tsinghua University Press, 2010.
- [6] Lenian He, Yi Wang. Design and simulation of Analog CMOS Integrated Circuit[M]. Beijing: the science press, 2011.
- [7] Ken Ueno, Tetsuya Asai. A 300nW,15ppm/°C ,20ppm/V CMOS voltage reference circuit consisting of subthreshold MOSFETs[J]. IEEE Solid-State Circuits. 2009:2047-2053.
- [8] Tetsuya H,Ken U ,Nobutaka K.A COMS bandgap and sub-bandgap voltage reference circuits for nanowatt power LSIs[C].IEEE Asia Sol Sta Circ Conf.Beijing,China.2010:2-6.
- [9] Huimin Zhang, Yun Zhou, Kai Yuana, and Yadong Jiang. A voltage reference circuit with ultra-low power using subthreshold and body effect techniques [J]. IEEE Solid-State Circuits. 2010:46-49.
- [10] Yuji Osaki, Tetsuya Hirose.etc.1.2V supply,100-nW,1.09-V bandgap and 0.7-V supply,52.5-nW,0.55-V subbandgap reference circuit for nanowatt CMOS LSIs[J]. IEEE Solid-State Circuits.2013:1-9.
- [11]Babacan S D,Molina R,Katsaggelos A K,Bayesian Compressive Sensing Using Laplace Priors[J]. IEEE Trans on Image Processing.2010:53-63.