



Freescle K60 clock system is as shown in the above figure, and it can be seen that there are four source clocks of the device.

(1) The internal reference clock source includes Fast IRC and slow IRC (IRC-International Reference Clock)

(2) The external reference clock source only has an EXTAL base pin as the clock input, and it can be realized by using active crystal oscillator.

(3) The external crystal resonator uses two base pins of EXTAL and XTAL for the input

(4) The external 32K RTC resonator is used for the clock input of the real-time clock

It can be seen from the figure that in order to provide clock signals to the system, it is crucial to generate MCGOUTCLK output at last. And MCGOUTCLK, then by the frequency division can provide Core/system clocks、Bus clock、FlexBus clock and Flash clock. There are 3 methods for the generation of MCGOUTCLK:

① Provided directly by the internal reference clock source IRC, and this clock source is integrated within the chips (including the Slow IRC) with the frequency of 2M

② Provided by FLL or PLL modules.

③ Provided directly by the external clock, including the external reference clock source (one base pin input), the external crystal sensor is output through the XTAL\_CLK and RTC OSC logic clocks generated by the internal OSC logic.

Generally speaking, MCGOUTCLK is produced by PLL or FLL frequency multiplication, and the official routine of Freescle is finally provided by PLL module. From this figure it can be seen that the clock input of PLL module is OSCCLK or RTC OSC logic. My plate provides PLL clock by the external reference clock source, and finally produces MCGOUTCLK through PLL, that is EXTAL-->PLL module -->MCGOUTCLK




Fig.2.

From the figure it can be seen that this chip includes 8 working clock modules plus Stop module. The system enters the default FEI module directly after being RESET. In this figure, F—FLL, P—PLL, E—Enable or EXTAL, B—Bypass, I—Internal, L—Low Power

FLL starts, internal reference clock (FEI), clock provided FLL by the internal reference clock, FLL drives MCGOUT.

FLL starts, external reference clock (FEE), clock provided FLL by the external reference clock, FLL drives MCGOUT

FLL Bypass, internal reference clock (FBI), MCGOUT is driven by the internal reference clock even FLL is operating

FLL Bypass, external reference clock, MCGOUT is driven by the external reference clock even FLL is operating

PLL Bypass, Bypass, external reference clock (PBE), MCGOUT is driven by the external reference clock even PLL is operating

PLL starts, external reference clock (PEE), clock provided PLL by the external reference clock, PLL drives MCGOUT

Both BLPI FLL and PLL are forbidden, internal clock reference source drives MCGOUT

Both BLPI FLL and PLL are forbidden, external clock reference source drives MCGOUT

As the system enters the fault FEI mode, and our target is to jump to PEE model hence it will refer to the conversion of mode. In this figure, it can't directly jump from FEI to PEE and it must be conversed via the other modes.

## Clock System Allocation

### Selections of the internal and external reference clocks.

MCG\_C1[CLKS] is used to select the internal and external reference clock sources, CLKS=01, select the internal reference clock, and CLKS=10, select the external reference clock; MCG\_C2[IRCS] is used to select the fast and slow internal reference clocks, IRCS=0, select the slow internal reference clock 32K crystal oscillator, IRCS=1, select the fast internal reference clock 4M crystal oscillator; SIM\_SOPT2[MCGCLKSEL] is used to select the external reference clock, and MCGCLKSEL=0, select the systematic oscillator OSC, MCGCLKSEL=1, select the real time clock oscillator RTC OSC.

### Selections of phase-locked loop and frequency-locked loop.

MCG\_C6[PLLS] is used to select phase-locked loop FLL and frequency-locked loop PLL, PLLS=0, select FLL, PLLS=1, select PLL. MCG\_C1[FRDIV] is the external reference clock frequency division factor of FLL, and jointly determine the value range from 1 to 1024 with MCG\_C2[RANGE]; and MCG\_C5[PRDIV] is the external reference clock frequency division factor of PLL, and the value range is from 1 to 25; MCG\_C6[VDIV] is the frequency multiplication factor of PLL voltage control crystal oscillator, and the value range is from 24 to 55.

## Analysis of MCG Operational Mechanism

### Operational mode of MCG clock.

The clock operational mode is defined and classified according to the working conditions of FLL or PLL of MCG, the selected clock and whether the output clock provides .MCGOUTCLK. For example, when PLL is working, the external reference clock shall be selected and the frequency-locked clock MCGPLLCLK shall be provided to MCGOUTCLK, and meanwhile, MCG clock mode is called PEE (PLL external busy); and if the clock output by PLL does not provide MCGOUTCLK, but being sent to MCGOUTCLK by the external reference clock OSCCLK, at this time, MCG clock mode is called PBE (PLL external bypass), and the rest can be done in the same manners. There are 9 clock operational modes of MCG: FEI, FEE, FBI, FBE, PBE, PEE, PEE, BLPI, BLPE and STOP, the mode shift shall be complied with the MCG shift rules shown in figure 2, and any status in this figure can be shifted to STOP, and the arrows in the figure indicate the allowed MCG mode shift directions. 9 clock operational modes can be divided into 4 working modes, namely, initial status: the initial status after restart, intermediate status: MCGOUTCLK clock sources provided not by FLL/PLL output, but by the corresponding reference clocks, working status: MCGOUTCLK clock sources are provided by FLL/PLL output during the normal operation, and by the internal and external reference clocks at low power consumption, stopped status: MCG stops working, table 1 gives the relationships between all modes and working status[10].

Tab.1. Relationships between clock operational mode and working status

working condition	Clock operational modes	Reference clocks	MCGOUTCLK clock sources
initial state	FLL internal busy	32KHz IRC	MCGFLLCLK (20~96MHz)
Intermediate status	FLL external bypass	Fractional frequency of OSCCLK 31.25~39.0625KHz	Frequency of external crystal oscillator
	FBI	32KHz IRC	IRC (31.25KHz~4MHz)
	PBE PLL external bypass	Fractional frequency of OSCCLK 2 MHz ~4MHz	Frequency of external crystal oscillator

Working status	PLL external busy	Fractional frequency of OSCCLK 2 MHz ~4MHz	MCGPLLCLK (48~100MHz)
	Low power consumption internal bypass	32KHz IRC	32KHz or 4MHz
	Low power consumption external bypass	Fractional frequency of OSCCLK 2 MHz ~4MHz	Frequency of external crystal oscillator
	FLL external busy	Fractional frequency of OSCCLK 31.25~39.0625KHz	MCGFLLCLK (20~96MHz)
Stopped status	Stopped mode	After MCU enters STOP mode, MCG also stops working.	

Tab.2. Recommended values of clock allocations

clock	Frequency
Core clock/system clock	96 MHz
Bus clock	48 MHz
FlexBus clock	48 MHz
Flash clock	24 MHz

## Analysis of the Clock Source Performances

### Measuring methods of clock source frequency.

The external reference clock can directly measure the external access pins of XTAL and XTAL32; in K60 chips, PTA6 can be allocated as TRACE\_CLKOUT and the functions can be used to output the current clock MCGOUTCLK and core clock Core/System CLK; FlexBus clock can allocate PTC3 as FB CLKOUT output, and RTC real time clock RTCCLK can allocate PTE26 as RTC\_CLKOUT output. In the MCU chips of Kinetis –series, PTC3 can be allocated as CLKOUT function in order to output the bus clock Bus Clock、LPO, internal reference clock MCGIRCLK, external reference clock OSCERCLK; the output function of RTC\_CLKOUT can be realized by allocating PTE0.

### Experiment data analysis.

The experiment data is finished on the SD-FSL-K60-C evaluation board of Suzhou University Freescale Embedded Center by using TEK TDS2024B oscilloscope. In this experiment, channel 1 (CH1) measures the external reference input ETAL, and channel 2 allocates TRACE\_CLKOUT into MCGOUTCLK and Core/System CLK by using SIM\_SOPT2[TRACECLKSEL, and channel 3 measures the system FlexBus signals FB\_CLK,, in figure 4, the external reference clock 50MHz, MCGOUTCLK taking PLL as the clock source with the allocation of 96MHz,MCGOUTCLK:Core/SystemCLK:BusCLK:FlexBus:FlashBus=4:2:2:2:1;in figure 5, the external reference clock 50MHz,MCGOUTCLK, taking PLL as the clock source with the allocation of 192.3MHz,MCGOUTCLK:Core/SystemCLK:BusCLK:FlexBus:FlashBus=4:2:2:2:1.





Fig.3.

## Conclusion

The clock system so Kinetis-series MCU can insert the frequency signal sources through the internal and external reference clocks, and provides many clock sources by the multifunctional clock generator MCG to each functional module, and uses the functional module clock of the clock gate module start/stop systems and the clock allocation mechanism to choose the lower working frequency for each functional module under the premise of meeting all requirements in order to ensure that it can stabilize the works at a low power consumption. The problems such as the migration selection on MCG operation mode and the relationships between the effectiveness of clocks and the power modes (namely the lower power consumption mode) will be further analyzed and researched in the subsequent works.

## Reference

- [1] Zhihan Lv, Alaa Halawani, Shengzhong Feng, Shafiq ur Rehman, Haibo Li. Touch-less Interactive Augmented Reality Game on Vision Based Wearable Device. Personal and Ubiquitous Computing. 2015.
- [2] Yishuang Geng, J. He, H. Deng and K. Pahlavan, Modeling the Effect of Human Body on TOA Ranging for Indoor Human Tracking with Wrist Mounted Sensor, 16th International Symposium on Wireless Personal Multimedia Communications (WPMC), Atlantic City, NJ, Jun. 2013.
- [3] Alex Tek, Benoist Laurent, Marc Piuze, Zhihan Lu, Matthieu Chavent, Marc Baaden, Olivier Delalande et al. Advances in Human-Protein Interaction-Interactive and Immersive Molecular Simulations. InTech, 2012.
- [4] Jie He, Yishuang Geng and Kaveh Pahlavan, Toward Accurate Human Tracking: Modelling Time-of-Arrival for Wireless Wearable Sensors in Multipath Environment, IEEE Sensor Journal, 14(11), 3996-4006, Nov. 2014.