

The Design and Implementation of Improved MPSK Modulator with Signal Recognition Based on FPGA

Jun Yang

School of Information Science and Engineering
Yunnan University
Kunming, China
e-mail: junyang@ynu.edu.cn

Hongye Li

School of Information Science and Engineering
Yunnan University
Kunming, China
e-mail: 594287474@qq.com

Long Liu

School of Information Science and Engineering
Yunnan University
Kunming, China
e-mail: 695080537@qq.com

Wenlong Li

School of Information Science and Engineering
Yunnan University
Kunming, China
e-mail: 317478637@qq.com

Abstract—MPSK is a modulation method which uses various phase states of the carrier to describe digital information. And it is widely used in the field of digital communications. Now, the applicable scope of MPSK signal modulation is too narrow, and it is necessary to know the type of signal source to modulate in advance, which have limit the development of MPSK. In this paper, we use the identification algorithm of time and frequency overlap signals in single-channel to differentiate and modulate the type of MPSK signals. This design improves the applicability and operability of the modulator. At the end of this paper, we merge all the modules to implement the MPSK signal modulator with the function of signal sort recognition. This design uses the hardware description language VHDL to program, Quartus II 8.0 to integrate and wire, and ModelSim platform to simulate. Besides, MPSK modulator based on FPGA has a good practical application.

Keyword-FPGA; MPSK; time and frequency overlap; signal classification

I. INTRODUCTION

Signal modulation takes an important role in the area of computer networks and communication. MPSK (multiple phase shift keying) also called the number system, is a multi-system digital phase modulation, which is the promotion of the modulation in binary. 4PSK(QPSK) and 4DPSK (QDPSK) are widely used during the M-system modulation of digital phase[1]. The 3G mode in China also uses QPSK modulation in the down-link[2].

Now, there has been much literature putting forward the design idea and algorithm of MPSK signal recognition and MPSK modulator[3,4]. However, the related designs are studied as independent modules, which make the mixing process too fragmented and the promotion of MPSK modulation unproductive.

The design of MPSK modulator uses FPGA technology with the identification algorithm of time and

frequency overlap signals in single-channel[5]. FPGA technology integrates the advantages of DSP and ASIC, and it has the characteristics of strong configurability, fast speed, high density and low power consumption. Besides, it is easy to realize the structures of the parallel and pipeline. The MPSK signal modulator of time and frequency overlap in single-channel based on FPGA can improve the operation performance of the whole device[6].

II. ANALYSIS AND DESIGN OF ALGORITHM

A. The identification algorithm of time and frequency overlap signals in single-channel

Single-channel time and frequency overlapping modulation classification of MPSK double signals is a classification algorithm based on higher-order cyclic-cumulant. The classification characteristics of signal in cyclic-cumulant domain are constructed by using cyclostationary characteristic of signal source. The extraction of classification feature is based on signal four-order cumulant[7]. Then, the single-channel time and frequency overlapping modulation classification of MPSK will be easy. The single-channel time and frequency overlapping modulation classification of MPSK algorithm has better noise resistance ability. And it won't be influenced by the spectral overlap. The recognition processes of single-channel time and frequency overlapping modulation classification of MPSK signals are as follows[8].

Step1: Pretreatment of the input mixed-signal is important. Using the Hilbert-transform transfers the input signal into the corresponding analytic signal. Step2: According to the frequency and symbol rate we can separately estimate signal four-order cumulant and at the baseband of cyclic frequency. Step3: We can calculate the results of four-order cyclic cumulant by using β_1 and β_2 at the baseband cyclic frequency. Step4: We extract the classification feature vectors A_1 and A_2 , then modulation

type is recognized by using the minimum error criterion algorithm.

B. Design of signal recognition device

The recognition processes of single-channel time and frequency overlapping modulation classification of MPSK signals are as follows: We can know MPSK signal of four-order cumulant table from Table 1.1.

Table 1.1 Four-order cumulant

TABLE I. FOUR-ORDER CUMULANT

	CA,40	CA,41	CA,42
BPSK	$-2E2EJ4\Phi$	$-2E2EJ2\Phi$	$-2E2$
QPSK	$E2EJ4\Phi$	0	$-E2EJ4\Phi$
8PSK	0	0	$-E2EJ4\Phi$

We can use the data in the table 1 to construct classification characteristic vectors A_1 and A_2 classification characteristic vector is $F=[A_1,A_2]$. Then, we can get the basic formula of four-order cyclic signal estimation in cumulant cyclic frequency [2]. The different orders of MPSK signal eigenvector of classification is different. BPSK modulation signal $F=[1,1]$; QPSK modulation signal $F=[1,0]$; 8PSK modulation signal

$F=[0,0]$. Classification guidelines: When $T = \sum_{i=1}^2 |A'_i - A_i|$, the 'T' indicates the difference of actual value and theoretical value. Actual signal must calculate with 3 kinds of theoretical signal. When the value of 'T' is the lowest, the result is the actual signal.

C. Serial and parallel conversion

Serial and parallel conversion is one of the most important FPGA design skills. It is a common means of high-speed data stream processing, there are many methods to implement serial and parallel conversion. According to data of the sort and amount, we can choose to use registers, dual-port RAM (DPRAM), single-port RAM (SPRAM), FIFO implementation [9]. It's easy to implement serial and parallel conversion by VHDL. Here are 3 steps. step1: input data Serial number EN (enter number) take the remainder with 2. Based on the results we can draw 2 output 'I' and 'Q'. step2: IF $EN \% 2 = 0$, the result will output by 'I'. step3: IF $EN \% 2 = 1$, the result will output by 'Q' ('%' means take the remainder). Differential encoding is a good way to implement serial asynchronous communication. In this paper, we implement signal serial and parallel conversion by differential encoding.

D. Design of serial and parallel conversion module

The way to implement signal serial and parallel conversion is differential encoding. In other words, except the first element, each element is encoded by itself and its

preceding element the deviations. Differential encoding implementations is shown in Fig. 1.




Figure 1. Differential encoding implementations

E. Design of modulator

The modulation system schematic diagram is displayed in Fig. 2.

Serial and parallel conversion device convert serial data to parallel data whose rate is reduced to a half. Then, the source signals are coded by differential encoding device. The clock controls carrier waveform. The identification device of time and frequency overlap signals in single-channel can identify the kind of signal. It can identify BPSK, QPSK and 8PSK.




Figure 2. Modulation system

III. TEST AND ANALYSIS OF THE SYSTEM

A. Simulation of signal recognition algorithm

The simulation experiment 1: We can get the recognition performance of MPSK signals in different combinations with same signal power [10].

TABLE II. RECOGNITION PERFORMANCE

MODULATION COMBINATION	-5DB	0DB	5DB	10DB
BPSK&QPSK	0.23	0.39	0.53	0.71
BPSK&8PSK	0.37	0.77	0.96	0.94
QPSK&8PSK	0.20	0.30	0.72	0.87

From table 2, In the case of signal-to-noise ratio over 5dB, signal recognition algorithm has good classification performance. So it can be used to design the classifier.

In the simulation experiment 2: we test the spectral overlap influence on the performance of signal recognition. Spectrum overlap is defined as the ratio of double signal frequency domain overlapping part and double signal bandwidth. We use the following 3 different signal data of

carrier frequencies and bit widths to test. The first set of data: $f_1=0.4$, $T_1=25$ and $f_2=0.4$, $T_2=20$. Their spectral overlap is greater than 80%. The second set of data: $f_1=0.44$, $T_1=25$ and $f_2=0.4$, $T_2=20$. Their spectral overlap is approximately equal to 50%. The third set of data: $f_1=0.4$, $T_1=25$ and $f_2=0.48$, $T_2=20$. Their spectral overlap is less than 20%. Sampled data of signal is 2000 points.

We can know that spectral overlap has little effect on recognition performance from Fig.3. This algorithm has good recognition stability.




Figure 3. Simulation result




Figure 4. Simulation waveform 1




Figure 5. Simulation waveform 2

IV. SIMULATION AND ANALYSIS OF MPSK SIGNAL MODULATION

This design uses the hardware description language VHDL to program, Quartus II 8.0 to integrate and wire, and ModelSim platform to simulate[11]. The Fig.4 is the simulation of modulation. This modulated waveform is the result when the input signal is QPSK.

The Fig.5 is the demodulation of modulation. This modulated waveform is the result when the input signal is QPSK.

V. CONCLUSIONS

This design implements the recognition of modulation types by separating the module. We merge all modules and implement the MPSK signal modulator based on FPGA with the function of signal sort recognition. It can automatically identify the source of the signal and then directly implement the modulation of MPSK signals. The design implements the function of integration, and reduces cost[12,13]. The premise of achieving the identification algorithm of time and frequency overlap signals in single-channel is that we can estimate in advance the carrier and bit rate of dual signal. Therefore, recognition performance is largely influenced by the estimation error of two parameters. The classification result is not too ideal when the signal-to-noise ratio is in the range of -5db and 0db. Those all need to be improved in future.

ACKNOWLEDGMENT

This work was financially supported by the Yunnan Reform Project Foundation "Research and Exploration in computer architecture Experimental Teaching Content system" (X3113008).

REFERENCES

- [1] Dai GZ, Xu TL, Meng J, Xu HF, Xu C, Chen JN(2014). Study on improved one-order Sigma-Delta modulator with single bit[J]. Application Research of Computers, Vol.31 No.7 Jul.2014
- [2] Li KD, Guo LL, Shi R, Wu D(2010). Modulation Recognition Method for Single-Channel Time-Frequency Overlapped MPSK Signals[J], Fire Control & Command Control, Vol.1.35, NO.2 Feb, 2010
- [3] Xu L, Li Z(2014). Design of MPSK modulator based on FPGA [J]. China Education innovation Herald, 2014 NO.02
- [4] Foster I, Kesselman C(2004). The Grid 2: Blueprint for a New Computing Infrastructure [M]. [s.l.]: Morgan Kaufmann, 2004
- [5] Niu HH, He YZ, Liu Y(2013). An effective SNR estimation algorithm for MPSK signal. Modern Electronics Technique. Oct. 2013 Vol. 36 No. 19.
- [6] Zhang C, Hu AQ(2012). A single-sideband QPSK modulation scheme [J]. Information technology, 2012 NO.12
- [7] Lv YB, Fan XG, Xie DF(2011). Implementation of FPGA-based PSK demodulator [N]. Journal of Chongqing University of Posts and Telecommunications (Natural Science Edition), Vol.23 No.2 Apr.2011
- [8] Nikias CL(1993). Higher-Order Spectra Analysis—A Nonlinear Signal Processing Framework[M]. Engle-wood Cliffs, New Jersey, PTR Prentice Hall. 1993
- [9] Yang W.M et al(2014) FPGA implementation of the distributed structure FIR filter. Electronic teaching journal.(3):87-89,95. DOI:10.3969/j.issn.1008-0686.2014.03.029.

- [10] Mai W(2007). Design and Research DMPSK modulator and demodulator based on FPGA [D].{H}Chengdu: University of Electronic Science and Technology of China,2007
- [11] Ijaz A, A woseyila A B, Evans B G(2010). Signal-to-noise ratio estimation algorithm for adaptive coding and modulation in advanced digital video broadcasting-radar cross section satellite systems[J]. IET Communications,2010,6(11): 1578-1593
- [12] Nagarajan, V.; Muthukumar, S(2014).Performance analysis of Switched Selection Combining with MPSK signaling for cooperative diversity systems[J]. COMPUTERS & ELECTRICAL ENGINEERING. MAY 2014: 1286-1295.
- [13] Kyriilidis, Anastasios; Karystinos, George N(2014). Fixed-Rank Rayleigh Quotient Maximization by an MPSK Sequence[J]. IEEE TRANSACTIONS ON COMMUNICATIONS. vol: 62 MAR 2014: 961-975.