The Design of Normally-off 1300V 4H-SiC VJFET

Gang Chen^{1, 2, a}, Yonghong Tao², Song Bai^{1, 2}, Ao Liu², Runhua Huang², Lin Wang², Yun Li¹, Zhifei Zhao¹

¹ Science and Technology on Monolithic Integrated Circuits and Modules Laboratory, Nanjing, China

² Nanjing Electronic Devices Institute, Nanjing, China

^a E-mail: steelchg@163.com

Keywords: 4H-SiC, VJFET, ohmic, trench, implant

Abstract: Results are presented for the silicon carbide (SiC) vertical channel junction field effect transistor (VJFET) fabricated based on in-house SiC epitaxial wafer suitable for power devices. The Normally-off 1300V SiC VJFET device's current density is 260 A/cm² and current is 8 A at V_G = 7 V and V_D = 2 V, with related specific on-resistance 7.56 m Ω ·cm². The device exceeds 1300 V at gate bias V_G = 0 V.

Introduction

The power devices are mainly fabricated using silicon as the semiconductor material. Si device design and fabrication technology has matured over the past six decades. 4H-SiC has been shown to have tremendous potential for high power electronic devices. SiC power devices has been a stable segment in the power electronics market in recent years. Like the MOSFET, the implanted VJFET is majority carrier device and has the potential to yield fast switching, high voltage with a low on-resistance. The voltage on the gate modulates the current flow from the drain to source regions. SiC JFET do not exhibit the low channel mobility of the MOSFET and it is thus device for applications in which the normally on characteristic is not a severe disadvantage, for example in a cascode connection with a normally off device such as a Si MOSFET. In many applications, use of normally-on transistors leads to circuit improvement.^{[1][2]}

Previously, we have demonstrated 8.9 m Ω cm², 240 A/cm², 5A, 1300V 4H-SiC VJFETs with a vertical-channel structure fabricated in-house ^[3]. In this article, we report our progress research on DC and experimental results of normally-off 1300V 4H-SiC VJFET. The fabrication process is also described in detail.

Design and Experimental

The epitaxial structure view of a SiC VJFET are shown in Fig. 1. A successful design of the SiC VJFET is shown in Fig. 2. The SiC VJFETs are fabricated on a highly doped $n^+ 4^+$ off-axis Si-face 4 inch 4H-SiC substrate with epitaxially grown n^+ buffer, n^- drift, n^- channel, and n^+ ohmic contact layers. The ohmic contact layer is heavily doped to $n^+ = 2 \times 10^{19}$ cm⁻³ for Ni / SiC source ohmic contact formation. The n⁻ channel layer is 1.6μ m thick and doped to 3×10^{16} cm⁻³. The drift layer is 12μ m thick and doped to 6×10^{15} cm⁻³. The n^+ buffer layer is 1μ m thick and doped to 1×10^{18} cm⁻³. The n⁻ type channel layer is used to form the vertical channel and the drift layer is designed to block over 1300 V. For VJFETs that require no epitaxial regrowth where gating is provided by implanted vertical p -n junction. The implanted and lift-off trenched gate is formed by ICP etching and Al⁺ implantation. The gate of the PN junction type offers wider process latitude, especially with respect to the thermal budget and the function of anti radiation. To obtain the forward current, a positive voltage must be applied to the gate. The maximum gate voltage is limited by the built-in voltage of the junction between the gate p⁺ region and the channel layer. The single chip has a total area of 9 mm² (3 $\times 3$ mm²). Excluding the bonding pads and edge termination regions, the p-n-junction active area is 3 mm². Edge termination is provided by a self-aligned floating guard-ring structure, which is p⁺

implanted simultaneously with the gates. The n-source and p-gate regions are simultaneously metallized with Ni with the e-beam evaporation and lift-off processes. The gates and sources Ni ohmic metal layers are annealed at 900 °C with n⁺ 4H-SiC to form nickel silicide ohmic contacts. Dielectric layers are deposited for isolation, and ICP etching opens windows for thick gold interconnect metallization ^[4]. A successful 1300V 4H-SiC JFET wafer is shown in Fig. 3.






Fig. 1 Cross sectional view of a SiC VJFET












Fig. 3 1300V 4H-SiC JFET wafer

Results and Discussion

The section drawing of 1300 V 4H-SiC JFET device with gate control is shown in. Terminal electric field distributions profile 1300 V 4H-SiC JFET is shown in Fig. 5. Simulated electric field distribution of normally-off 1300V 4H-SiC VJFET using finite element analysis. Optimize the device's structure design through a finite element analysis and adopt 15 terminal protection guard rings according to the results.^[5]








Fig. 5 Terminal electric field distribution profile of 1300 V 4H-SiC JFET

Tektronix 370 is used to measure the devices. From Fig. 6, we can know that the SiC VJFET device yielded a drain current 8 A at a drain voltage of 2 V. The device has a specific on-resistance of 7.56 m $\Omega \cdot \text{cm}^2$ not considering the guarding rings area. As illustrated in Fig. 7, the SiC VJFETs' blocking voltage exceeds 1300V at gate bias $V_G = 0$ V with a leakage current equal to 6 μ A. The room temperature results are shown in Fig. 6. Because JFET is voltage controlled device without critical gate dielectric functionality, 4H-SiC JFETs are viable high temperature alternatives ^[6] ^{[7].} More comprehensive test data taken at higher temperatures will be presented later.




Fig. 6 Forward I-V characteristics up to 8 A with $V_{DS} = 2$ V for SiC VJFET, gate voltage from 2.5 V to 7 V, temperature 25 °C.




Fig. 7 Reverse voltage up to 1300 V ($V_G = 0 V$) for SiC VJFET

Conclusion

The capability of the fabricated normally-off 1300V SiC VJFET on n⁺ type conductivity 4H-SiC substrates is researched. When V_G is 0 V, the SiC VJFET's reverse blocking voltage exceeds 1300V with a leakage current equal to 10 μ A when the temperature is 25 °C. The forward drain current is in excess of 8 A at gate bias V_G = 7 V and drain bias V_D = 2 V at room temperature. The SiC VJFET device's current density is 260 A/cm² at V_G = 7 V and V_D = 2 V, with related specific on-resistance 7.56 mΩ·cm². The existing device structure and fabrication process may be applied to achieve higher blocking voltages, which will require different thickness and doping of the epilayer.

Acknowledgments

We would like to thank all the members of Science and Technology on Monolithic Integrated Circuits and Modules Laboratory. Helps received from the wide band semiconductor R&D department are also acknowledged.

References

- [1] Rueschenschmidt K, T reu M, Rupp R, et al.SiC JFET: currently the best solution for an unipolar SiC high power switch. Material Science Forum, 2009, 600-603: 901-906.
- [2] J.Zhang, J.H.Zhao, P. Alexandrov and T. Burke. Demonstration of first 9.2 kV 4H-SiCbipolar junction transistor. ELECTRONICS LETTERS 14th October 2004 Vol. 40 No. 21
- [3] Gang Chen, Xiaofeng Song, Song Bai, et al. 5A 1300V Trenched and Implanted 4H-SiC vertical JFET, Applied Mechanics and Materials Vols. 229-231 (2012) pp 824-827
- [4] V. Veliadis, M. Snook, T. McNutt, H. Hearne, P. Potyraj, Aivars Lelis, and C. Scozzie, A 2055-V (at 0.7 mA/cm²) 24-A (at 706 W/cm²) Normally On 4H-SiC JFET With 6.8-mm² Active Area and Blocking-Voltage Capability Reaching the Material Limit, IEEE ELECTRON DEVICE LETTERS, VOL. 29, NO. 12, DECEMBER 2008, 1325-1327.
- [5] R. Perez, D. Tournier, A. Perez-Tomas, P. Godignon, N. Mestres, and J. Millan. Planar edge termination design and technology considerations for 1.7-kV 4H-SiC PiN diodes. Electron Devices, IEEE Transactions on, 52(10):2309 – 2316, oct. 2005.
- [6] J.Zhang, J.H.Zhao, P. Alexandrov and T. Burke. Demonstration of first 9.2 kV 4H-SiCbipolar junction transistor. ELECTRONICS LETTERS 14th October 2004 Vol. 40 No. 21
- [7] Wolfgang Bergner, Roland Rupp, Uwe Kirchner, et al. 650V SiC JFET for High Efficiency Applications. Materials Science Forum Vols. 778-780 (2014) pp 871-874