FinFET Reliability Analysis by Forward Gated-Diode Method

Ming Fang^{1,2}, Jin He¹, Wen Wu¹, Wei Zhao¹, Ruonan Wang², Ping He³ and Lei Song⁴

¹Peking University Shenzhen SOC Key Laboratory, PKU Shenzhen Institute, China

²Shenzhen Huayue terascale chip Co., Ltd, Shenzhen, P. R. China

³Shenzhen Emperor Electronic Technology Co., Ltd, Nanshan District, Shenzhen,518108, China

⁴Shenzhen SuperD Co. Ltd, Huaqiaocheng, Nanshan District, Shenzhen 518053, China

Abstract—The reliability issue of the FinFET is studied in details in this paper by the forward gated-diode R-G current method. Extraction of the stress induced interface states and oxide traps of FinFET is performed from a series of the R-G current measurement and developed physics expression. As the result, the interface states can be extracted by the relationship between the net increase value of the maximum substrate current (Δ Ipeak) and stress time; and the oxide trap can be reflected by the drift of gate voltage (Δ Vg) corresponding to Δ Ipeak.

Keywords-FinFET; R-G current; stress; interface state; oxide trap; reliability issue

I. INTRODUCTION

The multi-gate MOSFET is considered to be one of the most promising device architectures for scaling CMOS to the 45-nm technology node and beyond [1-4]. Improved short-channel effects (SCEs), and equivalent current drivability to planar CMOS, can be expected from these devices. The FinFET architecture has emerged as one of the most successful methods [5] for fabricating double-gate[6], triple-gate [7], and the circuits formed by FinFET also show very promising results.

However, the performance of such nano-scaled devices is seriously suffered from traps in the gate oxide and the interface between Si field and SiO₂[8]. It has been reported that the application of forward gate-diode R-G current to analyze the stress-induced interface and oxide traps of SOI MOSFET is a very useful, simple, sensitive and flexible method.

In this paper, we presented analysis of the gate voltage-induced-traps of FinFET by using this method. First, the principle of forward gated-diode R-G current method is simple introduced. The measurement and analysis of stress induced interface states and oxide traps of FinFET. Finally, we conclude with a summary.

II. MEASURMENT AND ANALYSIS OF STRESS INDUCED INTERFACE STATE AND OXIDE TRAP OF FINFET

Recently, a refined forward gated-diode method has been used to characterize the interface traps and extract the bulk carrier recombination lifetime in the SOI devices by extracting recombination–generation (R–G) current,. The principle and some results has been reported in references. This method is

also useful to the extraction of interface states and oxide traps of FinFET.

The total diode current is the sum of the interface R-G current, bulk R-G current and the bulk diffusion current for all biasing states

$$I_{total} = I_{R-G(sur)} + I_{R-G(bulk)} + I_{diffusion}$$
 (1)

No matter the gated-diode under forward bias or reward bias, the bulk R-G current $I_{R\text{-}G(bulk)}$ could be neglected and R-G current is the significant part of the total current. Scan the gate voltage range from negative bias to positive bias (which due to the channel under gate changes from accumulation to depletion) by keeping bias on the gate-diode constantly, changes of surface potential and carrier concentration can be observed except the diffusion. R-G current rises to a peak point first and then decreases to a constant level. The maximum R-G current (I_{peak}) can be determined by equation $\frac{\partial F}{\partial n} = 0$, and I_{peak} could be

expressed as

$$I_{peak} = \frac{1}{2} q n_i (c_n c_p)^{1/2} N_{ii} W L \exp(\frac{q V_b}{2kT})$$

$$c_n = c_p = 10^{-8} cm^{-3} s^{-1}$$
(2)

Therefore, a peak point of R-G current can be achieved from Equation (2).

In this section, gate-diode R-G current method has been used in FinFET to extracting and distinguishing the Si/SiO₂ interface states and oxide traps. The 3-D structure and layout of the FINFET we tested are shown in Figure I, which were made from the fabrication process line of the Institute of Microelectronics, Peking University.




FIGURE I. 3-D STRUCTURE OF FINFET[13]

As shown in Figure I, $L_{\rm g}$ is the length of the channel, $W_{\rm Fin}$ is the width of the Si body and H is the height of the Si body. $V_{\rm g}$ and $V_{\rm sub}$ are added to the gate and substrate, respectively. Source and drain are always grounded during the measurement.

A. Analysis of Interface State and Oxide Trap

In the measurement, the source and drain are connected to ground while applying a constant low biased voltage V_b to the body contact. As a result, the source/drain and body contact formed a forward diode. Based on the principle discussed in section II, by scanning the gate voltage from negative bias to positive bias (which due to the channel under gate changes from accumulation to depletion), the R-G current due to the interface states and oxide traps could be obtained. The gate voltage stress is set to be 3V and the accumulated stress time is changed from 0s, through 10s, 20s, 50s, 80s, 100s, 200s, 500s, 800s, 1000s, finally to 2000s. The R-G current characteristics of the devices were automatically recorded by a semiconductor parameter analyzer HP-4156B after stress duration.

The bias conditions we used in our measurement are exhibited as follows: (1). To prevent the forward diode formed by the drain and body from turning on, V_b is set to range from 0.4V to 0.5V with the step of 0.01V. (2). V_g ranges from -0.4V to 0.4V and the peak value of the substrate current (I_b) must be ensured in this voltage area.

Figure II. shows the relationship of I_b and V_g with the variation of V_b without stress.




FIGURE II. I_b VS V_g UNDER DIFFERENT V_b WITHOUT STRESS IN FINFET

From Equation (2), we could obtain

$$\ln I_{peak} = \ln \left[\frac{1}{2} q n_i (c_n c_p)^{1/2} \right] + \ln (N_{ii} W L) + \frac{q V_b}{2kT}$$
 (3)

Figure III. shows the experiment curve of the maximum $I_b\left(I_{peak}\right)$ versus V_b and fitted linearly by the equation y=A+Bx.




FIGURE III. THE EXPERIMENT CURVE AND THE LINEARLY FIT CURVE OF I_{peak} — V_b , WITH FIT PARAMETERS A=-34.5, B=22.4 IN FinFET

From Equation(3), A and B can be written as

$$A = \ln[\frac{1}{2}qn_{i}(c_{n}c_{p})^{1/2}] + \ln(N_{it}WL), \quad B = \frac{q}{2kT}$$

By linear fitting, we got $ln(N_aWL) = -7.08$.

Because the performance of a FinFET is equal to a double gate MOSFET, which means that the factor WL in parameter A is determined by the gates at both sides of the Si film. Assuming that the Si/SiO₂ interface states density N_{ii} is equal to the normal value about $5 \times 10^{10} \, cm^{-2}$. According to Equation (3), the product of Si body height (corresponding to the channel width) and the effective gate length (WL) is equal to $67.2 \, nm^2$.

The relationship between the substrate current I_b and gate voltage V_g under different stress time by keeping V_b =0.5V is shown in Figure IV. An increase of I_b with increasing stress time is observed. In Figure VI, the slops of all the I_{peak} - V_b curves are almost the same, and the value is about q/2kT, which corresponds to Equation (3) very well. Meanwhile, the increase of the interface states density N_{it} with increased stress time is reflected by the increasing of the intercept of I_{peak} - V_b curves as shown in Figure V. The differences of intercept under stresses between the fresh one implies the interface states induced by the stress. The dependence of ΔI_{peak} and interface states distribution to the stress time is shown in Figure VI and Figure VII. From Figure VII we can get the relationship between net increased N_{it} (ΔN_{it}) and stress time (t) is $\Delta N_{it} \propto t^{0.39}$.




FIGURE IV. $\rm I_b$ VERSUS $\rm V_g$ CHARACTERISTICS UNDER DIFFERENT STRESS TIME




FIGURE V. I_{peak} VERSUS V_b CHARACTERISTICS UNDER DIFFERENT STRESS TIME IN FINFET




FIGURE VI. ΔI_{peak} VERSUS STRESS TIME UNDER DIFFERENT V_b IN FinFET




FIGURE VII. THE DEPENDENCE OF THE INTERFACE STATES DISTRIBUTION TO THE STRESS TIME IN FINFET




FIGURE VIII. THE GENERATION OF INTERFACE STATE VERSUS V_{b} UNDER DIFFERENT STRESS TIME IN FinFET

Figure VIII shows the relationship between the interface state generation and V_b under different stress time. We can observe that the generation of interface states increases with the stress time but almost independent of V_b . This phenomenon implies that the front gate interface is less affected by the increasing V_b . The increased V_b just supply more carriers which reacted with the interface states to generate larger substrate current (I_b). So under a constant stress situation, the drift of the peak value in $I_b\text{-}V_g$ characteristics with different V_b (i.e. Figure II) is determined only by the charge in the oxide, so the oxide charge density under some stress could be extracted by the drift of I_{peak} following this equation

$$\Delta V = C_{ox} Q_{ox} \tag{9}$$

where ΔV is the difference between the V_b corresponding to the drifted I_{peak} , C_{ox} is the capacitance of the gate oxide, and Q_{ox} is charges trapped by the oxide traps.

B. Hot Carrier Induced Interface State and Oxide Trap

Hot carrier due to the high electrical field near the drain area will induce the interface states and oxide trap. In order to analyze the trap generation induced by the hot carrier effect, we add the stress to the device under the condition of V_d =3.5V, V_g =1.11V, so that the largest substrate current I_b could be observed. And the stress time ranges from 0s, through 10s, 20s, 50s, 80s, 100s, 200s, 500s, 800s, finally to 1000s. In this section, we focus our attention on the degradation of I-V characteristics to analyze the interface state and oxide trap.

Figure IX is the $I_b\text{-}V_g$ characteristic without stress. It is shown in Figure IX that I_b increasing with increased V_b before stress. But voltage corresponding to the peak of I_b is almost steady. So we can conclusion that the increase of V_b just supplies larger recombine current but does not generate interface states or oxide traps which induce the degradation of the sub threshold slop and threshold voltage. Figure I0 is the $I_b\text{-}V_g$ characteristic under different stress time. The increasing of I_b with increased stress time can be observed. And the drift of I_{peak} resulted from the charges in the oxide is also observed in Figure I0.

The experiment and linear fit line of the difference between I_{peak} under different stress and initial $I_{\text{peak}0}$ without stress versus stress time is shown in Figure I1 and Figure I2.




FIGURE IX. Ib-Vg CHARACTERISTIC WITHOUT STRESS IN FinFET.




FIGURE X. $\rm I_b\text{-}V_g$ CHARACTERISTIC UNDER DIFFERENT STRESS TIME IN FinFET.




FIGURE XI. THE RELATIONSHIP BETWEEN ΔI_{peak} AND STRESS TIME WITH DIFFERENT $V_b \, \text{IN FinFET}$




FIGURE XII. LINEAR FIT OF ΔI_{peak} VERSUS STRESS TIME IN FinFET

III. CONCLUSION

In this paper, the Si/SiO $_2$ interface state and oxide trap of FinFET are discussed. Gate-diode R-G current method is used for extracting and distinguishing these two types of traps induced by stress. The interface states can be extracted by the relationship between the net increase value of the maximum substrate current ($\Delta\,I_{peak}$) and stress time; and the oxide trap can be reflected by the drift of gate voltage ($\Delta\,V_g$) corresponding to $\Delta\,I_{peak}$.

ACKNOWLEDGMENTS

This work is funded by National Natural Science Foundation of China under Grants (61574005, 61306042, 61306045, 61306132, and 61274096). This work is also supported by the Fundamental Research Project of Shenzhen Science & Technology Foundation JCYJ 20140721163526514, and the International Collaboration Project of Shenzhen Science & Technology Foundation (GJHZ2015031615060422, SGLH20150213140604619).

REFERENCES

- [1] D. Hisamoto *et al.*, "FinFet-A self-aligned double- gate MOSFET scalable to 20 nm," IEEE Trans. Electron Devices, vol. 47, pp. 2320–2325, Dec. 2000.
- [2] B. Yu, L. Chang, S. Ahmed, H. Wang, S. Bell, C.-Y. Yang, C. Tabery, C. Ho, Q. Xiang, T.-J. King, J. Bokor, C. Hu, M.-R. Lin, and D. Kyser, "FinFET scaling to 10 nm gate length," in IEDM Tech. Dig., 2002, pp. 251–254.
- [3] E. Nowak, B. Rainey, D. Fried, J. Kedzierski, M. Ieong, W. Leipold, J. Wright, and M. Breitwisch, "A functional FinFET-DGCMOS SRAM cell," in IEDM Tech. Dig., 2002, pp. 411–414.
- [4] R. Fernándeza, R. Rodríguez, M. Nafría, X. Aymerich, B. Kaczer, G. Groeseneken, FinFET and MOSFET preliminary comparison of gate oxide reliability
- [5] Colinge JP, Multiple-gate SOI MOSFETs. Solid-State Electronics, 48, (2004) pp 897-905.
- [6] Yang-Kyu Choi, Daewon Ha, Snow E, Bokor J, Tsu- Jae King, Reliability study of CMOS FinFETs. IEDM (2003) pp 7.6.1-7.6.3.

- [7] S. H. Tang, L. Chang, N. Lindert, Y.-K. Choi, W.-C. Lee, X. Huang, V. Subramanian, J. Bokor, T.-J. King, and C. Hu, "FinFET-a quasiplanar double-gate MOSFET," in Proc. ISSCC, 2001, pp. 118–119.
- [8] B. Doyle, B. Boyanov, S. Datta, M. Doczy, S. Hareland, B. Jin, J. Kavalieros, T. Linton, R. Rios, and R. Chau, "Tri-gate fully depleted CMOS transistors: Fabrication, design and layout," in Symp. VLSI Tech. Dig., 2003, pp. 133–134.