

## Second-order IIR Notch Filter Design and implementation of digital signal processing system

Chun Mei WANG  
Guangdong University of Finance  
Guangzhou, China  
mei\_wangchun@163.com

Wei Cai XIAO  
Guangdong University of Finance  
Guangzhou, China  
shlbdzsj@163.com

**Abstract**—In this paper the AC power 50Hz power interference, we use IIR digital notch filter method for industrial frequency interference filter. From the design of IIR digital filter method proceed with, on the IIR digital notch filter simulation, the algorithm deduced, on the fixed-point DSP programming method and overflow handling problems made elaborate incisively, and in digital audio signal processing system has been applied.

**Keywords**- IIR;Notch Filter;Z transform

### I. INTRODUCTION

Many occasions by a digital filter to filter out certain frequency noise, for example, in the detection of weak signal, often have 50Hz power interference signal, and as in audio amplifier speakers close to the microphone, will produce a self feedback whistle signal. These harmful noise signal is harmful, while retaining the original signal at the same time, how to eliminate interference, the main purpose is to design a filter<sup>[1]</sup>. System structure is shown in figure 1.




Figure 1. typical applications of digital notch filter

If the filter specified frequency filter is actually a band-stop filter, also known as a notch filter. Design of band-pass filter method, design of notch filter method has a lot of, usually available all-pass filter minus band pass filter<sup>[2][3]</sup>. In this paper, using two order Z transfer function pole zero placement method of direct design of two order IIR notch filter. This method is very effective and practical.

If you want to achieve high order filter or on multiple frequency notch, can use a plurality of two order wave trap cascade.

### II. SECOND-ORDER IIR DIGITAL NOTCH FILTER DESIGN

Notch filter is of certain frequency of the signal are eliminated, and the other components of the signal is not affected<sup>[4]</sup>. Therefore, an ideal notch filter frequency response:

$$H(e^{j\omega}) = \begin{cases} 0, & \omega_0 \\ 1, & \text{otherwise} \end{cases} \quad (1)$$

Wherein,  $\omega_0$  notch filter center frequency.

#### A. two order wave trap Z transfer function

the second order system of IIR digital filter of the Z transfer function:

Second-order system function:

$$H(z) = \frac{(z - e^{j\omega_0})(z - e^{-j\omega_0})}{(z - re^{j\omega_0})(z - re^{-j\omega_0})} \quad (2)$$

In the formula,  $e^{j\omega_0}$  and  $e^{-j\omega_0}$  respectively for the trap of zeros and poles. Select the unit circle for the frequency domain of a cycle, in order to prevent the filter coefficients appear complex, must be in plane fourth quadrantal symmetry position in response to the conjugate zero  $e^{-j\omega_0}$  and  $re^{-j\omega_0}$  conjugate poles. The pole placement in zero radial distance from the origin of R, therefore  $0 \leq r < 1$ . R, pole is close to the unit circle, the frequency response in deeper, narrower in width.

In the zero point, frequency response appeared minima, said system "Valley", in the pole frequency response has a maximum value, the "peak" point representation system. Valley point frequency cutoff, peak frequency through. According to the frequency response of the zero and pole allocation, the reverse design of notch filter. Let  $z = e^{j\omega}$ , when  $\omega = \omega_0$ , infinite attenuation

Using Euler formula  $e^{jx} = \cos x + j \sin x$  (2) type is simplified as

$$H(z) = \frac{1 - 2\cos\omega_0 z^{-1} + z^{-2}}{1 - 2r\cos\omega_0 z^{-1} + r^2 z^{-2}} \quad (3)$$

#### B. IIR notch filter simulation


For the (3) type, you can use MATLAB simulation design.

For example, the design of a center frequency of  $f_0=50\text{Hz}$  notch filter, filter the AC power line interference. Effective signal maximum frequency of 300Hz, and a sampling frequency  $f_s=600\text{Hz}$ ,  $r=0.99$ , MATLAB simulation procedure is as follows:


```
fs=1000;f0=50;
b0=1;
```

```

b1=-2*cos(2*pi*f0/fs);
b2=1;
r=0.999;
a0=1;
a1=-2*r*cos(2*pi*f0/fs)
a2=r*r;
b=[b2,b1,b0];
a=[a2,a1,a0];
[h,w]=freqz(b,a);
hf=abs(h);
figure(1);
plot(w*fs/(2*pi),hf);
title('Magnitude Response');
xlabel('Frequency in Hz');
figure(2);
zplane(b,a);legend('zero','pole');
Simulation of the amplitude frequency characteristic and
    
```



(a) Amplitude frequency characteristic



(b) pole-zero location

system of pole-zero diagram as shown in figure 2.

Figure 2. digital notch filter frequency characteristics and the distribution of zeros and poles

If the  $H(z)$  is multiplied by a coefficient  $k$ ,  $k$  is the amplification factor of the notch filter, which change the gain of the notch filter.

C. Multi frequency digital notch filter

If  $H(z)$  is multiplied by a factor of  $K$ ,  $K$  notch filter amplification coefficient, this changes the notch filter gain.

The IIR filter is a single frequency wave trap, when  $n$  ( $n > 1$ ) frequency at the same time to notch, according to (2) configuration of different center frequency wave trap, then  $n$  notch filter connected in series, as shown in figure 3.




Figure 3. notch filter series

Two order IIR trap likely pole can not meet the requirements, the zero point determines the center frequency, cannot be changed<sup>[5][6]</sup>. But for the pole can be changed by type:

$$H(z) = \frac{1 - 2\cos\omega_0 z^{-1} + z^{-2}}{1 - 2r\cos(\omega_0 \pm \phi)z^{-1} + r^2 z^{-2}} \quad (4)$$

Type of  $\phi$  is constant, is deviated from the zero pole in the radial direction.

III. IIR FILTER ALGORITHM AND DSP REALIZATION

For a two order digital filter of the  $Z$  transfer function can be expressed as:

$$H(z) = \frac{Y(z)}{X(z)} = \frac{b_0 + b_1 z^{-1} + b_2 z^{-2}}{1 - a_1 z^{-1} - a_2 z^{-2}} \quad (5)$$

In the formula,  $A_1, A_1, B, B_1$  and  $B_2=0$  can be expressed as coefficient, input / output output relation of linear difference equations with constant coefficients:

$$y(n) = a_1 y(n-1) + a_2 y(n-2) + b_0 x(n) + b_1 x(n-1) + b_2 x(n-2) \quad (6)$$

Thus, the  $N$  output with the 2 previous output value  $Y(n-1), y(n-2)$  and the  $N$  input value  $x(n)$  and to the two input value  $x(n-1), X(n-1)$  about.

This is a multiplication and addition operations of polynomial, DSP to achieve the fast calculation of polynomial, often provide polynomial for the calculation of the multiply-add instructions. At present, most of the DSP device is a fixed-point arithmetic device, but in the filter  $Z$  in transfer function coefficient for floats, in order to make the fixed-point DSP implementation of floating-point operations, there are two kinds of the following methods:

- (1) preparation of floating point multiply, add operator program, to deal with floating point arithmetic problem;
- (2) to (6) type coefficients in the  $A_1, A_1, B, B_1, B_2=0$  magnification of  $K$ , make the amplified coefficient of integral after meet the required precision, and then itemized integer multiplication, addition,  $KY(n)$ , finally be divided by  $K, y(n)$ . Here the best choice of  $k=2^i$  ( $i=1, 2, 3, \dots$ ) So,

the coefficient of amplification,  $2I$  times, can use the left shift coefficient shift left  $I$  to solve, in order to avoid multiplication. Similarly, in the narrow  $2I$  times, can use the right shift instruction will result right shift left  $I$  bits to solve, in order to avoid a division operation.

The first method has the advantages of higher precision, but the floating point arithmetic program complex, long execution time. The second kind of method is simple, short execution time, is especially suitable for real-time processing, but has limited precision, and is easy to overflow. Fixed point DSP to point operations, will enlarge the value of a polynomial, if the data operation of the intermediate results are not big enough storage unit, will inevitably lead to overflow. Analysis of the differential algorithm polynomial shows, the main reason lies in the overflow system poles, namely system feedback link. Therefore, to calculate the likely maximum with signed numbers, to determine the maximum storage unit.

For example, the coefficient  $A_1, A_1, B, B_1, B_2=0$  magnification  $2I$  times to sufficient accuracy, and in 32 signed binary number using the complement representation, data value indicates that the range of  $-2^{31} \sim (+2^{31}-1)$ , the sampling input signal  $x(n), X(n-1), X(n-2)$  are for the 16 binary digits, with 32 for 16, will be extended to the sign bit, two 32 digit numbers, in order to avoid the overflow of intermediate results need 64 unit to store. In addition, when available 64 to complete, complete a polynomial operations, will result in reduced  $2I$  times, get  $y(n)$ , and in 32 signed to storage, and a check for overflow.

#### IV. HIGH ORDER FILTER BASED ON IIR

At the request of filter has better properties, such as notch filter requires a particular bandwidth, notch depth and other conditions, can be made of high order filter based on IIR to achieve, if directly from high order filter transfer function derived  $Z$  difference equation, the signal delay will be longer<sup>[7]</sup>. From theoretic say, can use the high order IIR digital filter to achieve a good filtering effect. But DSP itself finite word length and accuracy factors, plus the IIR filter in the structure of the existing feedback loop, is a recursive type, and high order filter parameters of large dynamic range<sup>[8][9]</sup>. Thus causing two consequences: results of overflow and the error is increased, thereby causing the algorithms can not achieve in DSP.

The effective way to solve this problem is to high order IIR digital filter is simplified as several 2 order filter design, which adopts the cascade structure. So the system function:

$$H(z)=H_1(z)H_2(z)\dots H_n(z) \quad (6)$$

At each level of the local filter  $H_n(z)$  is one such as (5) the two order filter.

#### V. CONCLUSIONS

IIR digital notch filter with its superior performance, in a digital processing system to be widely applied. This paper describes the IIR digital notch filter design theory and implementation in DSP process. According to the train of thought, can be easily designed to meet the requirements of the filter. The method is very practical, especially for the realization of embedded systems have a very good reference value. Through the "digital signal processing" system in the notch filter design and the realization that the design method is simple, convenient, flexible, implementation, to meet the actual needs of system.

Theory and practice prove, digital audio signal processing system using IIR digital notch filter, AC power supply 50Hz power interference eliminated does not affect the effective audio signal transmission, performance improvement, the signal-to-noise ratio can be improved greatly. The final results show that, the proposed method is simple, practical, effective.

#### REFERENCES

- [1] H.B.Ju, Research and design based on notch filter active power filter [D]; Shandong University; 2010
- [2] R.Jiang, Research and Design of airborne low frequency narrowband filter [D]; Henan Polytechnic University; 2011;
- [3] B.Peng, Multi-channel linear phase uniform filter bank and the approximate wavelet filter bank [D]; Xi'an University of Electronic Science and Technology; 2009;
- [4] Z.Z.Yang, A fractional differential IIR filter design methods and improvements [J]; modern electronic technology, 2009,32(2):54-58.
- [5] SONG Yi-jun, LI Wen-yuan, SONG Yao-liang. The fractional IIR and FIR filter and their inverse systems[J]. JOURNAL OF CIRCUITS AND SYSTEMS, 2011, 16(6):41-45.
- [6] Hypo-sung A, Varsga B, Yangquan C. Fractional-order Integral and Derivative Controller for Temperature Profile Tracking [J]. Sadhana, Academy Proc. in Eng., India, 2009, 34(5):833-850.
- [7] CHEN Min-jiang, ZHAO Shu-yin, WU Zi-long. Applications of the Z Transformation. JOURNAL OF LANGFANG TEACHERS COLLEGE, 2009, 9(1): 27-29.
- [8] HUANG X, CHU J, LO W, CUI H, WANG Z H. Simplified Method of Designing FIR Filter with Controllable Center Frequency. Transactions of Tianjin University Vol.16 No.4, pp262-266, 2010.
- [9] LAI X P, ZHAO R J. Minimax Design of Time-domain Constrained FIR Filters by a Sequential Constrained Least-Square Method. Chinese Journal of Electronics, Vol.18, No.1, pp.166-170, 2009.