

# Design and Implementation of Two Rate Three Color Marker Based on FPGA

YanLong Zhang, YongTing Hu, Tao Li, ZhiGang Sun

School of Computer, National University of Defense Technology, Hunan 410073, Changsha, China  
zhangyanlong126@163.com,807052086@qq.com,taoli.nudt@gmail.com,sunzhigang@nudt.edu.cn

**Abstract** - As a network QoS technique, two rate three color marker (trTCM) has been widely used in the implementation of traffic policing, traffic shaping and port rate limiting. The implementation of the trTCM is usually based on software, which is simple and easy to be configured. However, the software trTCM has low marking precision and it cannot be easily scaled to support high-speed network traffic. We propose a novel method to design and implement the trTCM based on FPGA. The key configuration parameters of the trTCM are optimized based on the thorough theoretical analysis. The experimental results show that the average mark accuracy of the designed trTCM is as high as 99.9734% with acceptable fewer hardware resources.

Index Terms-Two rate three color marker; QoS; FPGA

## 1. Introduction

With the rapid development of the Internet and computer technology, and constant diversity of multimedia services on the network, the best-effort service has become increasingly unable to meet the requirements of real-time business on the quality of service (QoS) nowadays. In the network, providing QoS control according to user needs has become the new challenges faced by the network service [1]. In this case, IETF RFC recommended standardized single rate three color marker (srTCM) and two rate three color marker (trTCM) two token bucket algorithms. These two algorithms can be widely applied to limit the access rate, general traffic shaping and physical interfaces rate limiting [2]. The srTCM is a single-bucket or double-bucket structure [3], it is relatively simple in token add methods and packet processing procedure; The trTCM is double-bucket structure [4], it is relatively complex in add token and processes packets. The srTCM focuses on the size of packets burst, while the trTCM focuses on the burst rate, both have their advantages [5]. In practical applications, appropriate method for different services should be applied.

Since trTCM is usually implemented based on the software that is deficient in precision and performance. The main contribution of this paper is trTCM implemented by FPGA. On the basis of the theoretical analysis, by optimizing the configuration parameters, we have designed and implemented this trTCM with high precision, which occupies fewer hardware resources.

## 2. Two Rate Three Color Marker design implementation

### A. Parameter Description

According to the IETF RFC for trTCM regulations, the trTCM has four parameters need to be set, including: CIR,

CBS, PIR and PBS. In order to make the hardware easier to control marker, we define the following parameters:

- 1) *Time granularity* (Time\_GRA): describes intervals added to the token.
- 2) *Token granularity* (Token\_GRA): describes the number of bytes sent by a single token.
- 3) *P bucket token increase granularity* (P\_Bucket\_Add\_GRA) : describes the number of tokens want to add to P bucket in a single time granularity cycle.
- 4) *C bucket token increase granularity* (C\_Bucket\_Add\_GRA) : describes the number of tokens added to C bucket in a single time granularity cycle.
- 5) *P bucket barrel depth* (P\_Bucket\_Size): describes P bucket can accommodate the number of tokens.
- 6) *C bucket barrel depth* (C\_Bucket\_Size): describes C bucket accommodated the number of tokens.

According to the parameters defined above, we can have the following result:

$$CIR = \text{Token\_GRA} * C\_Bucket\_Add\_GRA / \text{Time\_GRA};$$

$$PIR = \text{Token\_GRA} * P\_Bucket\_Add\_GRA / \text{Time\_GRA};$$

$$CBS = C\_Bucket\_Size; PBS = P\_Bucket\_Size;$$

In this paper, time granularity, P bucket token increase granularity, C bucket token increase granularity, bucket barrel depth and C bucket barrel depth support external configuration via software to implement the flexible control.

For the purpose of simplification, we set the token granularity to be 1 that means a single token can send a byte packet data.

### B. Theoretical Analysis

In order to verify the function and performance of the proposed trTCM, the trTCM has been implemented in self-developed network processing engine. The operating frequency of Network Processing Engine is 250 MHz (clock cycle 4 ns). We specify the range of token bucket rate-limit is from 1Mbps to 40Gbps when designed.

(1) Time granularity values. According to the formula:

$$CIR = \text{Token\_GRA} * C\_Bucket\_Add\_GRA / \text{Time\_GRA};$$

$$PIR = \text{Token\_GRA} * P\_Bucket\_Add\_GRA / \text{Time\_GRA}.$$

We have:

$$\text{Time\_GRA} = \text{Token\_GRA} * P\_Bucket\_Add\_GRA / PIR;$$

$$\text{Or } \text{Time\_GRA} = \text{Token\_GRA} * C\_Bucket\_Add\_GRA / CIR.$$

In order to make hardware reserved Time\_GRA register to meet the maximum parameter needs, we should take the maximum of P\_Bucket\_Add\_GRA and C\_Bucket\_Add\_GRA to get Time\_GRA maximum, while the maximum of

P\_Bucket\_Add\_GRA and C\_Bucket\_Add\_GRA are not sure, so we design a reference time granularity to determine Time\_GRA value, which is the value when both of P\_Bucket\_Add\_GRA and C\_Bucket\_Add\_GRA have a value of 1. Thus, the maximum reference time granularity should satisfy:

$$\text{Time\_GRA}_{\max} = \text{Token\_GRA} * \frac{\text{P\_Bucket\_Add\_GRA}}{\text{PIR}}$$

or

$$\text{Time\_GRA}_{\max} = \text{Token\_GRA} * \frac{\text{C\_Bucket\_Add\_GRA}}{\text{PIR}}$$

Then, we have :  $8 * \frac{1}{2^{20}} = 2^{-17}$ .

Converted to the hardware clock cycle:  $2^{-17}/4 * 10^{-9} \approx 1908$ , so the maximum reference time granularity can take an 11-bit wide register.

(2) Token increase granularity values. According to the formula:

$$\text{CIR} = \text{Token\_GRA} * \text{C\_Bucket\_Add\_GRA} / \text{Time\_GRA} ;$$

$$\text{PIR} = \text{Token\_GRA} * \text{P\_Bucket\_Add\_GRA} / \text{Time\_GRA}.$$

We have:

$$\text{C\_Bucket\_Add\_GRA} = \text{CIR} * \frac{\text{Time\_GRA}}{\text{Token\_GRA}}$$

and

$$\text{P\_Bucket\_Add\_GRA} = \text{PIR} * \frac{\text{Time\_GRA}}{\text{Token\_GRA}}$$

In order to make the hardware reserved C\_Bucket\_Add\_GRA, P\_Bucket\_Add\_GRA register meet the parameters requirements, we set the maximum value of PIR and CIR to 40Gbps, the maximum value of Time\_GRA is 1908, which is the maximum reference time granularity.

Formula:

$$\text{C\_Bucket\_Add\_GRA}_{\max} = 40 * 2^{30} * 4 * 10^{-9} \frac{1908}{8} \approx 40974;$$

$$\text{C\_Bucket\_Add\_GRA}_{\max} = 40 * 2^{30} * 4 * 10^{-9} \frac{1908}{8} \approx 40974.$$

Therefore, the C bucket token increase granularity and P bucket token increase granularity can take a 16-bit wide register.

(3) Bucket depth values. According to the RFC specification, we summed up the bucket depth value which should satisfy 1) greater than the maximum packet length, 2) more than the value of token increased granularity, 3) less than or equal to the maximum ratelimit. The maximum of the bucket depth (Bucket\_Size) should meet the condition  $\text{Bucket\_Size} \leq 40\text{Gbps}/8=5\text{Gbps}$ . Therefore, barrel depth register can take a 33-bit wide register.

### C. Design and Implementation




Figure 1 Implementation Structure of trTCM.

Function module of trTCM consists of the clock module, token management module, and metering module. The modular structure of implementation is shown in Figure 1. The signal definition list is shown in Table 1. It is based on the size of the packet (Packet\_Size), P bucket and C bucket remaining number of tokens (P\_Bucket\_Sum, C\_Bucket\_Sum) to color. It is according to barrel depth, P bucket token increase granularity, C bucket token increases granularity and result of metering to update the number of tokens in bucket.

Table1 The signal definition list

Signal name	Width	Description
P_Bucket_Size	33	P bucket barrel depth
C_Bucket_Size	33	C bucket barrel depth
P_Bucket_Add_GRA	16	P bucket token increase granularity
C_Bucket_Add_GRA	16	P bucket token increase granularity
Time_GRA	11	Time granularity
Start_T	1	Start timing signal, 1:valid 0: Invalid
TokenAdd	1	Add token signal 1:valid 0: Invalid
P_Bucket_Sum	33	P bucket remaining number of tokens
C_Bucket_Sum	33	C bucket remaining number of tokens
C_BucketSub	1	C bucket subtraction signal 1:valid 0: Invalid
P_BucketSub	1	P bucket subtraction signal 1:valid 0: Invalid
Sub_Size	11	The size of token deletion
Packet_Size	16	The size of the packets
Color_Info	2	Color information: 00 red, 01 yellow, 10 green, 11 default

Clock module is responsible for timing. After external logic initial token parameters such as time granularity, token increase granularity and barrels depth, the start timing signal (Start\_T) is set valid, and the clock counter starts from 0. When the counter reaches a time granularity period (arrived at Time\_GRA), token-add signal (TokenAdd) is to be outputted. It notifies the token management module to add the token to bucket; counter is set back to 0 again.

Token management module is responsible for control and management of the token by listening to TokenAdd signal. This signal is sent by the clock module, let P bucket and C bucket add tokens. The amount of added tokens is the token increase granularity. By listening to metering module to judge signal issued by C\_BucketSub or P\_BucketSub, let P bucket or C bucket delete tokens. The amount of deletion is equal to the value of Sub\_Size signal. Its state machine of implementation is shown in Figure 2. State machine describes the C bucket managing state. Since the state machine of the P bucket is the same as C bucket, so there is no need to describe it. As is shown in Figure 2, the state machine consists of the initialization (C\_initial), idle (C\_idle), token-add (C\_add) and token-subtract (C\_sub). In order to avoid signal token-add and token-subtract conflict, we take precedence of token-subtract operation, which postpones the processing token-add operation. The state operation is specified as follows:




Figure 2 C bucket management state machine

**C\_initial:** According to the external logic configuration, token increase granularity and barrel depth register are initialized. Then, Start\_T signal is set valid, the state jumps to C\_idle state; otherwise, the state remains in C\_initial state.

**C\_idle:** Listen to whether token-add or token-subtract signal is valid, if only the token-add signal is valid, state jumps to C\_add state; If only the token-subtract signal is valid, the state jumps to C\_sub state; If the token-add and token-subtract signals are both valid at the same time, keep with token-add signal current values, the state jumps to C\_sub state.

**C\_add:** Judge whether the sum of C bucket current number of tokens coupled and token increase granularity is greater than the bucket depth. If greater, set the current number of tokens equal to the barrel depth. Otherwise, the current number of tokens is equal to the sum of the number of remained tokens and token increase granularity. Then listen to whether token-subtract signal is valid. If so, the state jumps to C\_sub state; If not, the state jumps to C\_idle state.

**C\_sub:** the current number of tokens minus the length of the packet, the state jumps back to C\_idle state.

Metering module is based on the current number of tokens in P bucket, the current number of tokens in C bucket and packet length information to mark different packets with different colors. Metering module notifies token management module by C\_BucketSub or P\_BucketSub signal. Deletion of size of P bucket or C bucket is determined by the Sub\_Size signal. (Sub\_Size is equal to packet length). The specific code of two rate three color marker algorithm is shown in Algorithm 1.

**Algorithm 1: Two rate three color marker**

```

Input : C_Bucket_Sum, P_Bucket_Sum;
Input : Packet_Size;
Output: C_BucketSub, P_BucketSub, Sub_Size;
Output: Color_info;
Begin
  If(P_Bucket_Sum < Packet_Size)
    Color_info <= red;
  Else if(C_Bucket_Sum < Packet_Size)
    Begin
      Color_info <= yellow;
      P_BucketSub <= 1;
      Sub_Size <= Packet_Size;
    End
  Else
    Begin
      Color_info <= green;
      P_BucketSub <= 1;
      C_BucketSub <= 1;
      Sub_Size <= Packet_Size;
    End
End
End

```

When the arrival packet length is greater than P bucket current number of tokens ( $P\_Bucket\_Sum < Packet\_Size$ ), packet is marked red; when the packet size is less than or equal to the current number of tokens in the bucket of the P and C, packet is marked yellow, P bucket-subtract signal is set valid, the size of token decrease is equal to the size of packet; when the packet size is less than the current number of tokens in the bucket C, packet is marked green, both P bucket-subtract and C bucket-subtract signal are set valid, the size of token decrease of both bucket is equal to the size of packet.

**3. Experimental Analysis**

In order to verify the function integrity and coloring effect of the trTCM in the real flow measurement, we use Verilog HDL to compile trTCM algorithm. The trTCM is implemented based on Altera FPGAs<sup>[6]</sup> (Stratix IV EP4SGX180KF40C2). We analyze the implementation code and occupied logical resources by using Quartus II hardware programming tools. We use the IXIA XM2 tester to analyze the mark error of trTCM in a real environment.

Table 2 resource consumption

Resource name	using total quantity	occupies proportion / %	Resources total
Combinational LUTs	76	0.054%	140600
Logic registers	96	0.068%	140600
Total block memory bits	2048	0.017%	11704320

Table 2 analyzes the resource consumption of token management module and metering module. In table 2, the token management module and metering module occupy less than 0.07% of the total storage and logic resource. Therefore, the realization of the two rate three color marker has the characteristic of utilizing fewer resources.




Figure 3 The mark error

Figure 3 shows the error of marker marked in the case that P bucket and C bucket barrel depth is set to 40 k and 10 k respectively. As depicted in figure 3, the average committed burst rate error is only 0.0322%, the average peak rate error is

only 0.021%, the average error of both committed rate error and peak rate error is only 0.0266%,so the average mark accuracy is as high as 99.9734%.Therefore, it is a marker with higher accuracy.

Experimental results summary: it verified that the trTCM can effectively achieve color-coded and require fewer resources when implemented on FPGA. Performance test verified the mark error of trTCM. The experiment proves that the trTCM has good color marked effect, and average mark accuracy is as high as 99.9734%, the storage and logic resources cost is less than 0.07%.

#### 4. Conclusion

This paper proposed to use FPGA to realize trTCM. Based on the theoretical analysis, the optimized configuration parameters and value ranges of the trTCM are determined. The logic structure and state-machine of trTCM are designed based on the parameters, and it is further implemented based on FPGA. The experimental results show that the implementation

of the trTCM is feasible and with high accuracy. The trTCM implementation technique can be well applied to network processing equipment such as switches and routers.

#### References

1. Xiaotong Zhang, Peiya Li, Qin Wang, Chong, A Multi-service Token Bucket Algorithm for MAC QoS System in HFC access network, 2008 IEEE 8th International Conference on Computer and Information Technology, New York, 2008, Vol.1 and 2, pp.213-218.
2. Xiao-li Li, Yu-chun Guo, Comparison Between Token Bucket Algorithms in QoS Technolog. ZTE COMMUNICATIONS, Vol.13 ( 3 ) , pp.56-60, June 2007 (In Chinese).
3. Heinanen J, Guerin R. A single rate three color marker. RFC2697, September 1999
4. Heinanen J , Guerin R. IETF RFC 2698: A two rate three color marker[R]. Philadelphia, PA, USA: University of Pennsylvania, 1999.
5. M. Feng, H. Zhang, D. Wang and Z. Sun, Design and implementation of high-speed token bucket based on FPGA, 2nd International Conference on Information Science and Engineering (ICISE), Dec. 2010.
6. Cheng Wang, Ji-hua Wu, The Design of Altera FPGA/CPLD, 2005 (In Chinese).