









- If the simulation is complex it obliges to oversize the execution platform to meet the real time constraints.

The solution implemented to overcome this problem was called “time virtualization”: a simulated clock is implemented between U-TEST system clock and operating system clock. In practice the mechanism can be compared to software Phase Locked Loop (PLL) controlled by the simulation execution Overrun Time Margin(OTM). OTM can be seen as time difference between model real execution time and model specified execution period. When OTM is important (for instance a 10 ms periodic model executes in 1 ms) the virtual clock frequency increases and vice-versa.

In practice simulation is started with very low simulated clock frequency to avoid initial overrun. Simulated clock speed is progressively adjusted (increased) to maximize simulation execution time.




Fig. 9 Simulated clock principle

This mechanism is activated for pure virtual test mode only. If real hardware is in the loop OS real time clock is used.

#### IV . Conclusion

This paper presented a novel approach to extend a hard real time test platform to perform avionics virtual test.

Cassidian Test&Services demonstrates with U-TEST that both software and hardware technologies are ready to face the

challenge of test system unification in the avionic IVV process.

The next steps to ensure a real take off of such technologies are:

- The emergence of standards: this new avionic test strategy needs standardization to ensure exchange of data, models and test cases between the players (System Manufacturers, Equipment Manufacturers, subcontractors)

- The convergence of test processes within the big companies (System and Equipment Manufacturers) with a common purpose: test activities have to be anticipated in early design phases.

#### References

- [1] David Kaminski-Morrow, “A320 successor to be assembled entirely in Hamburg”, Flight Global, August 2009
- [2] JC Roussel, “Benefits of Requirement Engineering With Doors”, TELELOGIC capital market event, 2005
- [3] D. Briere et P. Traverse, “AIRBUS A320/A330/A340 Electrical Flight Controls - A Family of Fault-Tolerant Systems”, FTCS-23, 1993
- [4] Walters, S.A., “Virtual test station (VTS)”, NAECON, 1993
- [5] R.Alena, J. Ossenfort, K. Laws, A. Goforth, F. Figueroa, “Communications for Integrated Modular Avionics”, IEEEAC, 2006
- [6] D. Monteverde, A. Olivero, S. Yovine, V. Braberman, “VTS-based Specification and Verication of Behavioral Properties of AADL Models”, ACES’08, 2008.
- [7] J.-F. Tilman, P. Morignot, J.-C. Poncet, N. Strady, B. Patin, “ Ath éna: a Generic Multi-purpose Environment for Simulating Complex Systems”, In Proceedings of the ESIW, 2004
- [8] Saghi, G., Reinholtz, K., “High speed simulation scheduler for Cassini spacecraft”, 16th DASC, 1997.
- [9] J. Falasco , “Avionics sensor simulation and prototype design workstation using COTS reconfigurable computing technology”, Proc. SPIE 6561, Unmanned Systems Technology, 2007
- [10] N. Neogi, “Safety Issues in the Asynchronous Control of Critical Avionics Systems”, DASC, 2011
- [11] S. Oh, . Kim, G. Fox, “Real-Time Performance Analysis for Publish/Subscribe Systems”, Technical Report October 20 2008
- [12] H. Bruyninckx, “Open Robot Control Software: the OROCOS project”, ICRA, 2001