Application of Hardware Architecture of Genetic Algorithm for Optimal Packet Scheduling
- Rong-Hou Wu, Yang-Han Lee, Shiann-Tsong Sheu, Hsien-Wei Tseng, Ming-Hsueh Chuang, Yung-Kuang Wang
- Corresponding Author
- Rong-Hou Wu
Available Online undefined NaN.
- https://doi.org/10.2991/jcis.2006.299How to use a DOI?
- Genetic algorithm, Dense Wavelength Division Multiplexing, packet scheduling.
- In Dense Wavelength Division Multiplexing (DWDM) technologies, the optimal packet scheduling is a common encounter issue in multiple channels network. NP-hard problem deals with finding a way to rearrange packets in multiple channels into a finite and rare channel. Genetic algorithm (GA) is one of the most efficient ways to solve this issue. We hope to find a better solution to our task through the GA characteristics of multiprocessor searching and survivor of the fittest. Therefore, a modified and achievable hardware architecture of GA is presented in this paper. This architecture can increase the schedule speed of packet scheduling also can promote the efficiency of DWDM in Optical Communication Networks.
- Open Access
- This is an open access article distributed under the CC BY-NC license.
Cite this article
TY - CONF AU - Rong-Hou Wu AU - Yang-Han Lee AU - Shiann-Tsong Sheu AU - Hsien-Wei Tseng AU - Ming-Hsueh Chuang AU - Yung-Kuang Wang PY - NaN/NaN DA - NaN/NaN TI - Application of Hardware Architecture of Genetic Algorithm for Optimal Packet Scheduling BT - 9th Joint International Conference on Information Sciences (JCIS-06) PB - Atlantis Press UR - https://doi.org/10.2991/jcis.2006.299 DO - https://doi.org/10.2991/jcis.2006.299 ID - WuNaN/NaN ER -