Journal of Robotics, Networking and Artificial Life

Volume 7, Issue 1, June 2020, Pages 58 - 62

A Hardware-Oriented Echo State Network and its FPGA Implementation

Authors
Kentaro Honda, Hakaru Tamukoh*
Graduate School of Life Science and Systems Engineering, Kyushu Institute of Technology, 2-4 Hibikino, Wakamatsu-ku, Kitakyushu, Fukuoka 808-0196, Japan
*Corresponding author. Email: tamukoh@brain.kyutech.ac.jp
Corresponding Author
Hakaru Tamukoh
Received 11 November 2019, Accepted 4 March 2020, Available Online 18 May 2020.
DOI
10.2991/jrnal.k.200512.012How to use a DOI?
Keywords
Reservoir computing; echo state network; field programmable gate array
Abstract

This paper proposes implementation of an Echo State Network (ESN) to Field Programmable Gate Array (FPGA). The proposed method is able to reduce hardware resources by using fixed-point operation, quantization of weights, which includes accumulate operations and efficient dataflow modules. The performance of the designed circuit is verified via experiments including prediction of sine and cosine waves. Experimental result shows that the proposed circuit supports to 200 MHz of operation frequency and facilitates faster computing of the ESN algorithm compared with a central processing unit.

Copyright
© 2020 The Authors. Published by Atlantis Press SARL.
Open Access
This is an open access article distributed under the CC BY-NC 4.0 license (http://creativecommons.org/licenses/by-nc/4.0/).

Download article (PDF)
View full text (HTML)

Journal
Journal of Robotics, Networking and Artificial Life
Volume-Issue
7 - 1
Pages
58 - 62
Publication Date
2020/05/18
ISSN (Online)
2352-6386
ISSN (Print)
2405-9021
DOI
10.2991/jrnal.k.200512.012How to use a DOI?
Copyright
© 2020 The Authors. Published by Atlantis Press SARL.
Open Access
This is an open access article distributed under the CC BY-NC 4.0 license (http://creativecommons.org/licenses/by-nc/4.0/).

Cite this article

TY  - JOUR
AU  - Kentaro Honda
AU  - Hakaru Tamukoh
PY  - 2020
DA  - 2020/05/18
TI  - A Hardware-Oriented Echo State Network and its FPGA Implementation
JO  - Journal of Robotics, Networking and Artificial Life
SP  - 58
EP  - 62
VL  - 7
IS  - 1
SN  - 2352-6386
UR  - https://doi.org/10.2991/jrnal.k.200512.012
DO  - 10.2991/jrnal.k.200512.012
ID  - Honda2020
ER  -